Linux Audio

Check our new training course

Loading...
v6.8
  1// SPDX-License-Identifier: GPL-2.0-or-later
  2/* tmp401.c
  3 *
  4 * Copyright (C) 2007,2008 Hans de Goede <hdegoede@redhat.com>
  5 * Preliminary tmp411 support by:
  6 * Gabriel Konat, Sander Leget, Wouter Willems
  7 * Copyright (C) 2009 Andre Prendel <andre.prendel@gmx.de>
  8 *
  9 * Cleanup and support for TMP431 and TMP432 by Guenter Roeck
 10 * Copyright (c) 2013 Guenter Roeck <linux@roeck-us.net>
 11 */
 12
 13/*
 14 * Driver for the Texas Instruments TMP401 SMBUS temperature sensor IC.
 15 *
 16 * Note this IC is in some aspect similar to the LM90, but it has quite a
 17 * few differences too, for example the local temp has a higher resolution
 18 * and thus has 16 bits registers for its value and limit instead of 8 bits.
 19 */
 20
 
 
 21#include <linux/bitops.h>
 22#include <linux/err.h>
 
 23#include <linux/i2c.h>
 24#include <linux/hwmon.h>
 25#include <linux/init.h>
 26#include <linux/module.h>
 27#include <linux/mutex.h>
 28#include <linux/regmap.h>
 29#include <linux/slab.h>
 30
 31/* Addresses to scan */
 32static const unsigned short normal_i2c[] = { 0x48, 0x49, 0x4a, 0x4c, 0x4d,
 33	0x4e, 0x4f, I2C_CLIENT_END };
 34
 35enum chips { tmp401, tmp411, tmp431, tmp432, tmp435 };
 36
 37/*
 38 * The TMP401 registers, note some registers have different addresses for
 39 * reading and writing
 40 */
 41#define TMP401_STATUS				0x02
 42#define TMP401_CONFIG				0x03
 43#define TMP401_CONVERSION_RATE			0x04
 44#define TMP4XX_N_FACTOR_REG			0x18
 45#define TMP43X_BETA_RANGE			0x25
 46#define TMP401_TEMP_CRIT_HYST			0x21
 47#define TMP401_MANUFACTURER_ID_REG		0xFE
 48#define TMP401_DEVICE_ID_REG			0xFF
 49
 50static const u8 TMP401_TEMP_MSB[7][3] = {
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 51	{ 0x00, 0x01, 0x23 },	/* temp */
 52	{ 0x06, 0x08, 0x16 },	/* low limit */
 53	{ 0x05, 0x07, 0x15 },	/* high limit */
 54	{ 0x20, 0x19, 0x1a },	/* therm (crit) limit */
 55	{ 0x30, 0x34, 0x00 },	/* lowest */
 56	{ 0x32, 0xf6, 0x00 },	/* highest */
 
 
 
 
 
 57};
 58
 59/* [0] = fault, [1] = low, [2] = high, [3] = therm/crit */
 60static const u8 TMP432_STATUS_REG[] = {
 61	0x1b, 0x36, 0x35, 0x37 };
 62
 63/* Flags */
 64#define TMP401_CONFIG_RANGE			BIT(2)
 65#define TMP401_CONFIG_SHUTDOWN			BIT(6)
 66#define TMP401_STATUS_LOCAL_CRIT		BIT(0)
 67#define TMP401_STATUS_REMOTE_CRIT		BIT(1)
 68#define TMP401_STATUS_REMOTE_OPEN		BIT(2)
 69#define TMP401_STATUS_REMOTE_LOW		BIT(3)
 70#define TMP401_STATUS_REMOTE_HIGH		BIT(4)
 71#define TMP401_STATUS_LOCAL_LOW			BIT(5)
 72#define TMP401_STATUS_LOCAL_HIGH		BIT(6)
 73
 74/* On TMP432, each status has its own register */
 75#define TMP432_STATUS_LOCAL			BIT(0)
 76#define TMP432_STATUS_REMOTE1			BIT(1)
 77#define TMP432_STATUS_REMOTE2			BIT(2)
 78
 79/* Manufacturer / Device ID's */
 80#define TMP401_MANUFACTURER_ID			0x55
 81#define TMP401_DEVICE_ID			0x11
 82#define TMP411A_DEVICE_ID			0x12
 83#define TMP411B_DEVICE_ID			0x13
 84#define TMP411C_DEVICE_ID			0x10
 85#define TMP431_DEVICE_ID			0x31
 86#define TMP432_DEVICE_ID			0x32
 87#define TMP435_DEVICE_ID			0x35
 88
 89/*
 90 * Driver data (common to all clients)
 91 */
 92
 93static const struct i2c_device_id tmp401_id[] = {
 94	{ "tmp401", tmp401 },
 95	{ "tmp411", tmp411 },
 96	{ "tmp431", tmp431 },
 97	{ "tmp432", tmp432 },
 98	{ "tmp435", tmp435 },
 
 99	{ }
100};
101MODULE_DEVICE_TABLE(i2c, tmp401_id);
102
103/*
104 * Client data (each client gets its own)
105 */
106
107struct tmp401_data {
108	struct i2c_client *client;
109	struct regmap *regmap;
110	struct mutex update_lock;
 
 
111	enum chips kind;
112
113	bool extended_range;
114
115	/* hwmon API configuration data */
116	u32 chip_channel_config[4];
117	struct hwmon_channel_info chip_info;
118	u32 temp_channel_config[4];
119	struct hwmon_channel_info temp_info;
120	const struct hwmon_channel_info *info[3];
121	struct hwmon_chip_info chip;
122};
123
124/* regmap */
 
 
125
126static bool tmp401_regmap_is_volatile(struct device *dev, unsigned int reg)
127{
128	switch (reg) {
129	case 0:			/* local temp msb */
130	case 1:			/* remote temp msb */
131	case 2:			/* status */
132	case 0x10:		/* remote temp lsb */
133	case 0x15:		/* local temp lsb */
134	case 0x1b:		/* status (tmp432) */
135	case 0x23 ... 0x24:	/* remote temp 2 msb / lsb */
136	case 0x30 ... 0x37:	/* lowest/highest temp; status (tmp432) */
137		return true;
138	default:
139		return false;
140	}
141}
142
143static int tmp401_reg_read(void *context, unsigned int reg, unsigned int *val)
144{
145	struct tmp401_data *data = context;
146	struct i2c_client *client = data->client;
147	int regval;
 
 
148
149	switch (reg) {
150	case 0:			/* local temp msb */
151	case 1:			/* remote temp msb */
152	case 5:			/* local temp high limit msb */
153	case 6:			/* local temp low limit msb */
154	case 7:			/* remote temp ligh limit msb */
155	case 8:			/* remote temp low limit msb */
156	case 0x15:		/* remote temp 2 high limit msb */
157	case 0x16:		/* remote temp 2 low limit msb */
158	case 0x23:		/* remote temp 2 msb */
159	case 0x30:		/* local temp minimum, tmp411 */
160	case 0x32:		/* local temp maximum, tmp411 */
161	case 0x34:		/* remote temp minimum, tmp411 */
162	case 0xf6:		/* remote temp maximum, tmp411 (really 0x36) */
163		/* work around register overlap between TMP411 and TMP432 */
164		if (reg == 0xf6)
165			reg = 0x36;
166		regval = i2c_smbus_read_word_swapped(client, reg);
167		if (regval < 0)
168			return regval;
169		*val = regval;
170		break;
171	case 0x19:		/* critical limits, 8-bit registers */
172	case 0x1a:
173	case 0x20:
174		regval = i2c_smbus_read_byte_data(client, reg);
175		if (regval < 0)
176			return regval;
177		*val = regval << 8;
178		break;
179	case 0x1b:
180	case 0x35 ... 0x37:
181		if (data->kind == tmp432) {
182			regval = i2c_smbus_read_byte_data(client, reg);
183			if (regval < 0)
184				return regval;
185			*val = regval;
186			break;
187		}
188		/* simulate TMP432 status registers */
189		regval = i2c_smbus_read_byte_data(client, TMP401_STATUS);
190		if (regval < 0)
191			return regval;
192		*val = 0;
193		switch (reg) {
194		case 0x1b:	/* open / fault */
195			if (regval & TMP401_STATUS_REMOTE_OPEN)
196				*val |= BIT(1);
197			break;
198		case 0x35:	/* high limit */
199			if (regval & TMP401_STATUS_LOCAL_HIGH)
200				*val |= BIT(0);
201			if (regval & TMP401_STATUS_REMOTE_HIGH)
202				*val |= BIT(1);
203			break;
204		case 0x36:	/* low limit */
205			if (regval & TMP401_STATUS_LOCAL_LOW)
206				*val |= BIT(0);
207			if (regval & TMP401_STATUS_REMOTE_LOW)
208				*val |= BIT(1);
209			break;
210		case 0x37:	/* therm / crit limit */
211			if (regval & TMP401_STATUS_LOCAL_CRIT)
212				*val |= BIT(0);
213			if (regval & TMP401_STATUS_REMOTE_CRIT)
214				*val |= BIT(1);
215			break;
216		}
217		break;
218	default:
219		regval = i2c_smbus_read_byte_data(client, reg);
220		if (regval < 0)
221			return regval;
222		*val = regval;
223		break;
224	}
225	return 0;
226}
227
228static int tmp401_reg_write(void *context, unsigned int reg, unsigned int val)
229{
230	struct tmp401_data *data = context;
231	struct i2c_client *client = data->client;
 
 
 
232
233	switch (reg) {
234	case 0x05:		/* local temp high limit msb */
235	case 0x06:		/* local temp low limit msb */
236	case 0x07:		/* remote temp ligh limit msb */
237	case 0x08:		/* remote temp low limit msb */
238		reg += 6;	/* adjust for register write address */
239		fallthrough;
240	case 0x15:		/* remote temp 2 high limit msb */
241	case 0x16:		/* remote temp 2 low limit msb */
242		return i2c_smbus_write_word_swapped(client, reg, val);
243	case 0x19:		/* critical limits, 8-bit registers */
244	case 0x1a:
245	case 0x20:
246		return i2c_smbus_write_byte_data(client, reg, val >> 8);
247	case TMP401_CONVERSION_RATE:
248	case TMP401_CONFIG:
249		reg += 6;	/* adjust for register write address */
250		fallthrough;
251	default:
252		return i2c_smbus_write_byte_data(client, reg, val);
253	}
254}
255
256static const struct regmap_config tmp401_regmap_config = {
257	.reg_bits = 8,
258	.val_bits = 16,
259	.cache_type = REGCACHE_RBTREE,
260	.volatile_reg = tmp401_regmap_is_volatile,
261	.reg_read = tmp401_reg_read,
262	.reg_write = tmp401_reg_write,
263};
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
264
265/* temperature conversion */
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
266
267static int tmp401_register_to_temp(u16 reg, bool extended)
 
268{
269	int temp = reg;
 
 
270
271	if (extended)
272		temp -= 64 * 256;
273
274	return DIV_ROUND_CLOSEST(temp * 125, 32);
 
275}
276
277static u16 tmp401_temp_to_register(long temp, bool extended, int zbits)
 
 
278{
279	if (extended) {
280		temp = clamp_val(temp, -64000, 191000);
281		temp += 64000;
282	} else {
283		temp = clamp_val(temp, 0, 127000);
284	}
285
286	return DIV_ROUND_CLOSEST(temp * (1 << (8 - zbits)), 1000) << zbits;
 
 
 
 
 
 
 
 
287}
288
289/* hwmon API functions */
 
 
 
 
 
290
291static const u8 tmp401_temp_reg_index[] = {
292	[hwmon_temp_input] = 0,
293	[hwmon_temp_min] = 1,
294	[hwmon_temp_max] = 2,
295	[hwmon_temp_crit] = 3,
296	[hwmon_temp_lowest] = 4,
297	[hwmon_temp_highest] = 5,
298};
299
300static const u8 tmp401_status_reg_index[] = {
301	[hwmon_temp_fault] = 0,
302	[hwmon_temp_min_alarm] = 1,
303	[hwmon_temp_max_alarm] = 2,
304	[hwmon_temp_crit_alarm] = 3,
305};
306
307static int tmp401_temp_read(struct device *dev, u32 attr, int channel, long *val)
 
 
308{
 
 
309	struct tmp401_data *data = dev_get_drvdata(dev);
310	struct regmap *regmap = data->regmap;
311	unsigned int regval;
312	int reg, ret;
313
314	switch (attr) {
315	case hwmon_temp_input:
316	case hwmon_temp_min:
317	case hwmon_temp_max:
318	case hwmon_temp_crit:
319	case hwmon_temp_lowest:
320	case hwmon_temp_highest:
321		reg = TMP401_TEMP_MSB[tmp401_temp_reg_index[attr]][channel];
322		ret = regmap_read(regmap, reg, &regval);
323		if (ret < 0)
324			return ret;
325		*val = tmp401_register_to_temp(regval, data->extended_range);
326		break;
327	case hwmon_temp_crit_hyst:
328		mutex_lock(&data->update_lock);
329		reg = TMP401_TEMP_MSB[3][channel];
330		ret = regmap_read(regmap, reg, &regval);
331		if (ret < 0)
332			goto unlock;
333		*val = tmp401_register_to_temp(regval, data->extended_range);
334		ret = regmap_read(regmap, TMP401_TEMP_CRIT_HYST, &regval);
335		if (ret < 0)
336			goto unlock;
337		*val -= regval * 1000;
338unlock:
339		mutex_unlock(&data->update_lock);
340		if (ret < 0)
341			return ret;
342		break;
343	case hwmon_temp_fault:
344	case hwmon_temp_min_alarm:
345	case hwmon_temp_max_alarm:
346	case hwmon_temp_crit_alarm:
347		reg = TMP432_STATUS_REG[tmp401_status_reg_index[attr]];
348		ret = regmap_read(regmap, reg, &regval);
349		if (ret < 0)
350			return ret;
351		*val = !!(regval & BIT(channel));
352		break;
353	default:
354		return -EOPNOTSUPP;
355	}
356	return 0;
 
 
 
 
357}
358
359static int tmp401_temp_write(struct device *dev, u32 attr, int channel,
360			     long val)
 
361{
362	struct tmp401_data *data = dev_get_drvdata(dev);
363	struct regmap *regmap = data->regmap;
364	unsigned int regval;
365	int reg, ret, temp;
 
 
 
 
 
 
 
 
 
 
 
366
367	mutex_lock(&data->update_lock);
368	switch (attr) {
369	case hwmon_temp_min:
370	case hwmon_temp_max:
371	case hwmon_temp_crit:
372		reg = TMP401_TEMP_MSB[tmp401_temp_reg_index[attr]][channel];
373		regval = tmp401_temp_to_register(val, data->extended_range,
374						 attr == hwmon_temp_crit ? 8 : 4);
375		ret = regmap_write(regmap, reg, regval);
376		break;
377	case hwmon_temp_crit_hyst:
378		if (data->extended_range)
379			val = clamp_val(val, -64000, 191000);
380		else
381			val = clamp_val(val, 0, 127000);
382
383		reg = TMP401_TEMP_MSB[3][channel];
384		ret = regmap_read(regmap, reg, &regval);
385		if (ret < 0)
386			break;
387		temp = tmp401_register_to_temp(regval, data->extended_range);
388		val = clamp_val(val, temp - 255000, temp);
389		regval = ((temp - val) + 500) / 1000;
390		ret = regmap_write(regmap, TMP401_TEMP_CRIT_HYST, regval);
391		break;
392	default:
393		ret = -EOPNOTSUPP;
394		break;
395	}
396	mutex_unlock(&data->update_lock);
397	return ret;
 
398}
399
400static int tmp401_chip_read(struct device *dev, u32 attr, int channel, long *val)
 
 
 
 
 
 
 
401{
402	struct tmp401_data *data = dev_get_drvdata(dev);
403	u32 regval;
404	int ret;
405
406	switch (attr) {
407	case hwmon_chip_update_interval:
408		ret = regmap_read(data->regmap, TMP401_CONVERSION_RATE, &regval);
409		if (ret < 0)
410			return ret;
411		*val = (1 << (7 - regval)) * 125;
412		break;
413	case hwmon_chip_temp_reset_history:
414		*val = 0;
415		break;
416	default:
417		return -EOPNOTSUPP;
418	}
 
 
 
 
419
420	return 0;
 
 
 
 
 
 
 
 
421}
422
423static int tmp401_set_convrate(struct regmap *regmap, long val)
 
 
424{
425	int rate;
 
 
 
 
 
 
 
426
427	/*
428	 * For valid rates, interval can be calculated as
429	 *	interval = (1 << (7 - rate)) * 125;
430	 * Rounded rate is therefore
431	 *	rate = 7 - __fls(interval * 4 / (125 * 3));
432	 * Use clamp_val() to avoid overflows, and to ensure valid input
433	 * for __fls.
434	 */
435	val = clamp_val(val, 125, 16000);
436	rate = 7 - __fls(val * 4 / (125 * 3));
437	return regmap_write(regmap, TMP401_CONVERSION_RATE, rate);
438}
439
440static int tmp401_chip_write(struct device *dev, u32 attr, int channel, long val)
441{
442	struct tmp401_data *data = dev_get_drvdata(dev);
443	struct regmap *regmap = data->regmap;
444	int err;
445
446	mutex_lock(&data->update_lock);
447	switch (attr) {
448	case hwmon_chip_update_interval:
449		err = tmp401_set_convrate(regmap, val);
450		break;
451	case hwmon_chip_temp_reset_history:
452		if (val != 1) {
453			err = -EINVAL;
454			break;
455		}
456		/*
457		 * Reset history by writing any value to any of the
458		 * minimum/maximum registers (0x30-0x37).
459		 */
460		err = regmap_write(regmap, 0x30, 0);
461		break;
462	default:
463		err = -EOPNOTSUPP;
464		break;
465	}
466	mutex_unlock(&data->update_lock);
467
468	return err;
469}
470
471static int tmp401_read(struct device *dev, enum hwmon_sensor_types type,
472		       u32 attr, int channel, long *val)
473{
474	switch (type) {
475	case hwmon_chip:
476		return tmp401_chip_read(dev, attr, channel, val);
477	case hwmon_temp:
478		return tmp401_temp_read(dev, attr, channel, val);
479	default:
480		return -EOPNOTSUPP;
481	}
482}
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
483
484static int tmp401_write(struct device *dev, enum hwmon_sensor_types type,
485			u32 attr, int channel, long val)
486{
487	switch (type) {
488	case hwmon_chip:
489		return tmp401_chip_write(dev, attr, channel, val);
490	case hwmon_temp:
491		return tmp401_temp_write(dev, attr, channel, val);
492	default:
493		return -EOPNOTSUPP;
494	}
495}
496
497static umode_t tmp401_is_visible(const void *data, enum hwmon_sensor_types type,
498				 u32 attr, int channel)
499{
500	switch (type) {
501	case hwmon_chip:
502		switch (attr) {
503		case hwmon_chip_update_interval:
504		case hwmon_chip_temp_reset_history:
505			return 0644;
506		default:
507			break;
508		}
509		break;
510	case hwmon_temp:
511		switch (attr) {
512		case hwmon_temp_input:
513		case hwmon_temp_min_alarm:
514		case hwmon_temp_max_alarm:
515		case hwmon_temp_crit_alarm:
516		case hwmon_temp_fault:
517		case hwmon_temp_lowest:
518		case hwmon_temp_highest:
519			return 0444;
520		case hwmon_temp_min:
521		case hwmon_temp_max:
522		case hwmon_temp_crit:
523		case hwmon_temp_crit_hyst:
524			return 0644;
525		default:
526			break;
527		}
528		break;
529	default:
530		break;
531	}
532	return 0;
533}
534
535static const struct hwmon_ops tmp401_ops = {
536	.is_visible = tmp401_is_visible,
537	.read = tmp401_read,
538	.write = tmp401_write,
539};
540
541/* chip initialization, detect, probe */
542
543static int tmp401_init_client(struct tmp401_data *data)
544{
545	struct regmap *regmap = data->regmap;
546	u32 config, config_orig;
547	int ret;
548	u32 val = 0;
549	s32 nfactor = 0;
550
551	/* Set conversion rate to 2 Hz */
552	ret = regmap_write(regmap, TMP401_CONVERSION_RATE, 5);
553	if (ret < 0)
554		return ret;
555
556	/* Start conversions (disable shutdown if necessary) */
557	ret = regmap_read(regmap, TMP401_CONFIG, &config);
558	if (ret < 0)
559		return ret;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
560
561	config_orig = config;
562	config &= ~TMP401_CONFIG_SHUTDOWN;
 
563
564	if (of_property_read_bool(data->client->dev.of_node, "ti,extended-range-enable")) {
565		/* Enable measurement over extended temperature range */
566		config |= TMP401_CONFIG_RANGE;
567	}
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
568
569	data->extended_range = !!(config & TMP401_CONFIG_RANGE);
 
570
571	if (config != config_orig) {
572		ret = regmap_write(regmap, TMP401_CONFIG, config);
573		if (ret < 0)
574			return ret;
575	}
576
577	ret = of_property_read_u32(data->client->dev.of_node, "ti,n-factor", &nfactor);
578	if (!ret) {
579		if (data->kind == tmp401) {
580			dev_err(&data->client->dev, "ti,tmp401 does not support n-factor correction\n");
581			return -EINVAL;
582		}
583		if (nfactor < -128 || nfactor > 127) {
584			dev_err(&data->client->dev, "n-factor is invalid (%d)\n", nfactor);
585			return -EINVAL;
586		}
587		ret = regmap_write(regmap, TMP4XX_N_FACTOR_REG, (unsigned int)nfactor);
588		if (ret < 0)
589			return ret;
590	}
591
592	ret = of_property_read_u32(data->client->dev.of_node, "ti,beta-compensation", &val);
593	if (!ret) {
594		if (data->kind == tmp401 || data->kind == tmp411) {
595			dev_err(&data->client->dev, "ti,tmp401 or ti,tmp411 does not support beta compensation\n");
596			return -EINVAL;
597		}
598		if (val > 15) {
599			dev_err(&data->client->dev, "beta-compensation is invalid (%u)\n", val);
600			return -EINVAL;
601		}
602		ret = regmap_write(regmap, TMP43X_BETA_RANGE, val);
603		if (ret < 0)
604			return ret;
605	}
606
607	return 0;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
608}
609
610static int tmp401_detect(struct i2c_client *client,
611			 struct i2c_board_info *info)
612{
613	enum chips kind;
614	struct i2c_adapter *adapter = client->adapter;
615	u8 reg;
616
617	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA))
618		return -ENODEV;
619
620	/* Detect and identify the chip */
621	reg = i2c_smbus_read_byte_data(client, TMP401_MANUFACTURER_ID_REG);
622	if (reg != TMP401_MANUFACTURER_ID)
623		return -ENODEV;
624
625	reg = i2c_smbus_read_byte_data(client, TMP401_DEVICE_ID_REG);
626
627	switch (reg) {
628	case TMP401_DEVICE_ID:
629		if (client->addr != 0x4c)
630			return -ENODEV;
631		kind = tmp401;
632		break;
633	case TMP411A_DEVICE_ID:
634		if (client->addr != 0x4c)
635			return -ENODEV;
636		kind = tmp411;
637		break;
638	case TMP411B_DEVICE_ID:
639		if (client->addr != 0x4d)
640			return -ENODEV;
641		kind = tmp411;
642		break;
643	case TMP411C_DEVICE_ID:
644		if (client->addr != 0x4e)
645			return -ENODEV;
646		kind = tmp411;
647		break;
648	case TMP431_DEVICE_ID:
649		if (client->addr != 0x4c && client->addr != 0x4d)
650			return -ENODEV;
651		kind = tmp431;
652		break;
653	case TMP432_DEVICE_ID:
654		if (client->addr != 0x4c && client->addr != 0x4d)
655			return -ENODEV;
656		kind = tmp432;
657		break;
658	case TMP435_DEVICE_ID:
659		kind = tmp435;
660		break;
661	default:
662		return -ENODEV;
663	}
664
665	reg = i2c_smbus_read_byte_data(client, TMP401_CONFIG);
666	if (reg & 0x1b)
667		return -ENODEV;
668
669	reg = i2c_smbus_read_byte_data(client, TMP401_CONVERSION_RATE);
670	/* Datasheet says: 0x1-0x6 */
671	if (reg > 15)
672		return -ENODEV;
673
674	strscpy(info->type, tmp401_id[kind].name, I2C_NAME_SIZE);
675
676	return 0;
677}
678
679static int tmp401_probe(struct i2c_client *client)
 
680{
681	static const char * const names[] = {
682		"TMP401", "TMP411", "TMP431", "TMP432", "TMP435"
683	};
684	struct device *dev = &client->dev;
685	struct hwmon_channel_info *info;
686	struct device *hwmon_dev;
687	struct tmp401_data *data;
688	int status;
689
690	data = devm_kzalloc(dev, sizeof(struct tmp401_data), GFP_KERNEL);
691	if (!data)
692		return -ENOMEM;
693
694	data->client = client;
695	mutex_init(&data->update_lock);
696	data->kind = i2c_match_id(tmp401_id, client)->driver_data;
697
698	data->regmap = devm_regmap_init(dev, NULL, data, &tmp401_regmap_config);
699	if (IS_ERR(data->regmap))
700		return PTR_ERR(data->regmap);
701
702	/* initialize configuration data */
703	data->chip.ops = &tmp401_ops;
704	data->chip.info = data->info;
705
706	data->info[0] = &data->chip_info;
707	data->info[1] = &data->temp_info;
708
709	info = &data->chip_info;
710	info->type = hwmon_chip;
711	info->config = data->chip_channel_config;
712
713	data->chip_channel_config[0] = HWMON_C_UPDATE_INTERVAL;
714
715	info = &data->temp_info;
716	info->type = hwmon_temp;
717	info->config = data->temp_channel_config;
718
719	data->temp_channel_config[0] = HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
720		HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
721		HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM;
722	data->temp_channel_config[1] = HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
723		HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
724		HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT;
725
726	if (data->kind == tmp411) {
727		data->temp_channel_config[0] |= HWMON_T_HIGHEST | HWMON_T_LOWEST;
728		data->temp_channel_config[1] |= HWMON_T_HIGHEST | HWMON_T_LOWEST;
729		data->chip_channel_config[0] |= HWMON_C_TEMP_RESET_HISTORY;
730	}
731
732	if (data->kind == tmp432) {
733		data->temp_channel_config[2] = HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
734			HWMON_T_CRIT | HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
735			HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT;
736	}
737
738	/* Initialize the TMP401 chip */
739	status = tmp401_init_client(data);
740	if (status < 0)
741		return status;
742
743	hwmon_dev = devm_hwmon_device_register_with_info(dev, client->name, data,
744							 &data->chip, NULL);
 
 
 
 
 
 
 
 
 
 
 
 
 
 
745	if (IS_ERR(hwmon_dev))
746		return PTR_ERR(hwmon_dev);
747
748	dev_info(dev, "Detected TI %s chip\n", names[data->kind]);
749
750	return 0;
751}
752
753static const struct of_device_id __maybe_unused tmp4xx_of_match[] = {
754	{ .compatible = "ti,tmp401", },
755	{ .compatible = "ti,tmp411", },
756	{ .compatible = "ti,tmp431", },
757	{ .compatible = "ti,tmp432", },
758	{ .compatible = "ti,tmp435", },
759	{ },
760};
761MODULE_DEVICE_TABLE(of, tmp4xx_of_match);
762
763static struct i2c_driver tmp401_driver = {
764	.class		= I2C_CLASS_HWMON,
765	.driver = {
766		.name	= "tmp401",
767		.of_match_table = of_match_ptr(tmp4xx_of_match),
768	},
769	.probe		= tmp401_probe,
770	.id_table	= tmp401_id,
771	.detect		= tmp401_detect,
772	.address_list	= normal_i2c,
773};
774
775module_i2c_driver(tmp401_driver);
776
777MODULE_AUTHOR("Hans de Goede <hdegoede@redhat.com>");
778MODULE_DESCRIPTION("Texas Instruments TMP401 temperature sensor driver");
779MODULE_LICENSE("GPL");
v5.4
  1// SPDX-License-Identifier: GPL-2.0-or-later
  2/* tmp401.c
  3 *
  4 * Copyright (C) 2007,2008 Hans de Goede <hdegoede@redhat.com>
  5 * Preliminary tmp411 support by:
  6 * Gabriel Konat, Sander Leget, Wouter Willems
  7 * Copyright (C) 2009 Andre Prendel <andre.prendel@gmx.de>
  8 *
  9 * Cleanup and support for TMP431 and TMP432 by Guenter Roeck
 10 * Copyright (c) 2013 Guenter Roeck <linux@roeck-us.net>
 11 */
 12
 13/*
 14 * Driver for the Texas Instruments TMP401 SMBUS temperature sensor IC.
 15 *
 16 * Note this IC is in some aspect similar to the LM90, but it has quite a
 17 * few differences too, for example the local temp has a higher resolution
 18 * and thus has 16 bits registers for its value and limit instead of 8 bits.
 19 */
 20
 21#include <linux/module.h>
 22#include <linux/init.h>
 23#include <linux/bitops.h>
 24#include <linux/slab.h>
 25#include <linux/jiffies.h>
 26#include <linux/i2c.h>
 27#include <linux/hwmon.h>
 28#include <linux/hwmon-sysfs.h>
 29#include <linux/err.h>
 30#include <linux/mutex.h>
 31#include <linux/sysfs.h>
 
 32
 33/* Addresses to scan */
 34static const unsigned short normal_i2c[] = { 0x48, 0x49, 0x4a, 0x4c, 0x4d,
 35	0x4e, 0x4f, I2C_CLIENT_END };
 36
 37enum chips { tmp401, tmp411, tmp431, tmp432, tmp435, tmp461 };
 38
 39/*
 40 * The TMP401 registers, note some registers have different addresses for
 41 * reading and writing
 42 */
 43#define TMP401_STATUS				0x02
 44#define TMP401_CONFIG_READ			0x03
 45#define TMP401_CONFIG_WRITE			0x09
 46#define TMP401_CONVERSION_RATE_READ		0x04
 47#define TMP401_CONVERSION_RATE_WRITE		0x0A
 48#define TMP401_TEMP_CRIT_HYST			0x21
 49#define TMP401_MANUFACTURER_ID_REG		0xFE
 50#define TMP401_DEVICE_ID_REG			0xFF
 51
 52static const u8 TMP401_TEMP_MSB_READ[7][2] = {
 53	{ 0x00, 0x01 },	/* temp */
 54	{ 0x06, 0x08 },	/* low limit */
 55	{ 0x05, 0x07 },	/* high limit */
 56	{ 0x20, 0x19 },	/* therm (crit) limit */
 57	{ 0x30, 0x34 },	/* lowest */
 58	{ 0x32, 0x36 },	/* highest */
 59	{ 0, 0x11 },	/* offset */
 60};
 61
 62static const u8 TMP401_TEMP_MSB_WRITE[7][2] = {
 63	{ 0, 0 },	/* temp (unused) */
 64	{ 0x0C, 0x0E },	/* low limit */
 65	{ 0x0B, 0x0D },	/* high limit */
 66	{ 0x20, 0x19 },	/* therm (crit) limit */
 67	{ 0x30, 0x34 },	/* lowest */
 68	{ 0x32, 0x36 },	/* highest */
 69	{ 0, 0x11 },	/* offset */
 70};
 71
 72static const u8 TMP432_TEMP_MSB_READ[4][3] = {
 73	{ 0x00, 0x01, 0x23 },	/* temp */
 74	{ 0x06, 0x08, 0x16 },	/* low limit */
 75	{ 0x05, 0x07, 0x15 },	/* high limit */
 76	{ 0x20, 0x19, 0x1A },	/* therm (crit) limit */
 77};
 78
 79static const u8 TMP432_TEMP_MSB_WRITE[4][3] = {
 80	{ 0, 0, 0 },		/* temp  - unused */
 81	{ 0x0C, 0x0E, 0x16 },	/* low limit */
 82	{ 0x0B, 0x0D, 0x15 },	/* high limit */
 83	{ 0x20, 0x19, 0x1A },	/* therm (crit) limit */
 84};
 85
 86/* [0] = fault, [1] = low, [2] = high, [3] = therm/crit */
 87static const u8 TMP432_STATUS_REG[] = {
 88	0x1b, 0x36, 0x35, 0x37 };
 89
 90/* Flags */
 91#define TMP401_CONFIG_RANGE			BIT(2)
 92#define TMP401_CONFIG_SHUTDOWN			BIT(6)
 93#define TMP401_STATUS_LOCAL_CRIT		BIT(0)
 94#define TMP401_STATUS_REMOTE_CRIT		BIT(1)
 95#define TMP401_STATUS_REMOTE_OPEN		BIT(2)
 96#define TMP401_STATUS_REMOTE_LOW		BIT(3)
 97#define TMP401_STATUS_REMOTE_HIGH		BIT(4)
 98#define TMP401_STATUS_LOCAL_LOW			BIT(5)
 99#define TMP401_STATUS_LOCAL_HIGH		BIT(6)
100
101/* On TMP432, each status has its own register */
102#define TMP432_STATUS_LOCAL			BIT(0)
103#define TMP432_STATUS_REMOTE1			BIT(1)
104#define TMP432_STATUS_REMOTE2			BIT(2)
105
106/* Manufacturer / Device ID's */
107#define TMP401_MANUFACTURER_ID			0x55
108#define TMP401_DEVICE_ID			0x11
109#define TMP411A_DEVICE_ID			0x12
110#define TMP411B_DEVICE_ID			0x13
111#define TMP411C_DEVICE_ID			0x10
112#define TMP431_DEVICE_ID			0x31
113#define TMP432_DEVICE_ID			0x32
114#define TMP435_DEVICE_ID			0x35
115
116/*
117 * Driver data (common to all clients)
118 */
119
120static const struct i2c_device_id tmp401_id[] = {
121	{ "tmp401", tmp401 },
122	{ "tmp411", tmp411 },
123	{ "tmp431", tmp431 },
124	{ "tmp432", tmp432 },
125	{ "tmp435", tmp435 },
126	{ "tmp461", tmp461 },
127	{ }
128};
129MODULE_DEVICE_TABLE(i2c, tmp401_id);
130
131/*
132 * Client data (each client gets its own)
133 */
134
135struct tmp401_data {
136	struct i2c_client *client;
137	const struct attribute_group *groups[3];
138	struct mutex update_lock;
139	char valid; /* zero until following fields are valid */
140	unsigned long last_updated; /* in jiffies */
141	enum chips kind;
142
143	unsigned int update_interval;	/* in milliseconds */
144
145	/* register values */
146	u8 status[4];
147	u8 config;
148	u16 temp[7][3];
149	u8 temp_crit_hyst;
 
 
150};
151
152/*
153 * Sysfs attr show / store functions
154 */
155
156static int tmp401_register_to_temp(u16 reg, u8 config)
157{
158	int temp = reg;
159
160	if (config & TMP401_CONFIG_RANGE)
161		temp -= 64 * 256;
162
163	return DIV_ROUND_CLOSEST(temp * 125, 32);
 
 
 
 
 
 
 
164}
165
166static u16 tmp401_temp_to_register(long temp, u8 config, int zbits)
167{
168	if (config & TMP401_CONFIG_RANGE) {
169		temp = clamp_val(temp, -64000, 191000);
170		temp += 64000;
171	} else
172		temp = clamp_val(temp, 0, 127000);
173
174	return DIV_ROUND_CLOSEST(temp * (1 << (8 - zbits)), 1000) << zbits;
175}
176
177static int tmp401_update_device_reg16(struct i2c_client *client,
178				      struct tmp401_data *data)
179{
180	int i, j, val;
181	int num_regs = data->kind == tmp411 ? 6 : 4;
182	int num_sensors = data->kind == tmp432 ? 3 : 2;
183
184	for (i = 0; i < num_sensors; i++) {		/* local / r1 / r2 */
185		for (j = 0; j < num_regs; j++) {	/* temp / low / ... */
186			u8 regaddr;
187
188			regaddr = data->kind == tmp432 ?
189						TMP432_TEMP_MSB_READ[j][i] :
190						TMP401_TEMP_MSB_READ[j][i];
191			if (j == 3) { /* crit is msb only */
192				val = i2c_smbus_read_byte_data(client, regaddr);
193			} else {
194				val = i2c_smbus_read_word_swapped(client,
195								  regaddr);
196			}
197			if (val < 0)
198				return val;
199
200			data->temp[j][i] = j == 3 ? val << 8 : val;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
201		}
 
 
 
 
 
 
 
202	}
203	return 0;
204}
205
206static struct tmp401_data *tmp401_update_device(struct device *dev)
207{
208	struct tmp401_data *data = dev_get_drvdata(dev);
209	struct i2c_client *client = data->client;
210	struct tmp401_data *ret = data;
211	int i, val;
212	unsigned long next_update;
213
214	mutex_lock(&data->update_lock);
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
215
216	next_update = data->last_updated +
217		      msecs_to_jiffies(data->update_interval);
218	if (time_after(jiffies, next_update) || !data->valid) {
219		if (data->kind != tmp432) {
220			/*
221			 * The driver uses the TMP432 status format internally.
222			 * Convert status to TMP432 format for other chips.
223			 */
224			val = i2c_smbus_read_byte_data(client, TMP401_STATUS);
225			if (val < 0) {
226				ret = ERR_PTR(val);
227				goto abort;
228			}
229			data->status[0] =
230			  (val & TMP401_STATUS_REMOTE_OPEN) >> 1;
231			data->status[1] =
232			  ((val & TMP401_STATUS_REMOTE_LOW) >> 2) |
233			  ((val & TMP401_STATUS_LOCAL_LOW) >> 5);
234			data->status[2] =
235			  ((val & TMP401_STATUS_REMOTE_HIGH) >> 3) |
236			  ((val & TMP401_STATUS_LOCAL_HIGH) >> 6);
237			data->status[3] = val & (TMP401_STATUS_LOCAL_CRIT
238						| TMP401_STATUS_REMOTE_CRIT);
239		} else {
240			for (i = 0; i < ARRAY_SIZE(data->status); i++) {
241				val = i2c_smbus_read_byte_data(client,
242							TMP432_STATUS_REG[i]);
243				if (val < 0) {
244					ret = ERR_PTR(val);
245					goto abort;
246				}
247				data->status[i] = val;
248			}
249		}
250
251		val = i2c_smbus_read_byte_data(client, TMP401_CONFIG_READ);
252		if (val < 0) {
253			ret = ERR_PTR(val);
254			goto abort;
255		}
256		data->config = val;
257		val = tmp401_update_device_reg16(client, data);
258		if (val < 0) {
259			ret = ERR_PTR(val);
260			goto abort;
261		}
262		val = i2c_smbus_read_byte_data(client, TMP401_TEMP_CRIT_HYST);
263		if (val < 0) {
264			ret = ERR_PTR(val);
265			goto abort;
266		}
267		data->temp_crit_hyst = val;
268
269		data->last_updated = jiffies;
270		data->valid = 1;
271	}
272
273abort:
274	mutex_unlock(&data->update_lock);
275	return ret;
276}
277
278static ssize_t temp_show(struct device *dev, struct device_attribute *devattr,
279			 char *buf)
280{
281	int nr = to_sensor_dev_attr_2(devattr)->nr;
282	int index = to_sensor_dev_attr_2(devattr)->index;
283	struct tmp401_data *data = tmp401_update_device(dev);
284
285	if (IS_ERR(data))
286		return PTR_ERR(data);
287
288	return sprintf(buf, "%d\n",
289		tmp401_register_to_temp(data->temp[nr][index], data->config));
290}
291
292static ssize_t temp_crit_hyst_show(struct device *dev,
293				   struct device_attribute *devattr,
294				   char *buf)
295{
296	int temp, index = to_sensor_dev_attr(devattr)->index;
297	struct tmp401_data *data = tmp401_update_device(dev);
 
 
 
 
298
299	if (IS_ERR(data))
300		return PTR_ERR(data);
301
302	mutex_lock(&data->update_lock);
303	temp = tmp401_register_to_temp(data->temp[3][index], data->config);
304	temp -= data->temp_crit_hyst * 1000;
305	mutex_unlock(&data->update_lock);
306
307	return sprintf(buf, "%d\n", temp);
308}
309
310static ssize_t status_show(struct device *dev,
311			   struct device_attribute *devattr, char *buf)
312{
313	int nr = to_sensor_dev_attr_2(devattr)->nr;
314	int mask = to_sensor_dev_attr_2(devattr)->index;
315	struct tmp401_data *data = tmp401_update_device(dev);
316
317	if (IS_ERR(data))
318		return PTR_ERR(data);
 
 
 
 
 
 
319
320	return sprintf(buf, "%d\n", !!(data->status[nr] & mask));
321}
 
 
 
 
322
323static ssize_t temp_store(struct device *dev,
324			  struct device_attribute *devattr, const char *buf,
325			  size_t count)
326{
327	int nr = to_sensor_dev_attr_2(devattr)->nr;
328	int index = to_sensor_dev_attr_2(devattr)->index;
329	struct tmp401_data *data = dev_get_drvdata(dev);
330	struct i2c_client *client = data->client;
331	long val;
332	u16 reg;
333	u8 regaddr;
334
335	if (kstrtol(buf, 10, &val))
336		return -EINVAL;
337
338	reg = tmp401_temp_to_register(val, data->config, nr == 3 ? 8 : 4);
339
340	mutex_lock(&data->update_lock);
341
342	regaddr = data->kind == tmp432 ? TMP432_TEMP_MSB_WRITE[nr][index]
343				       : TMP401_TEMP_MSB_WRITE[nr][index];
344	if (nr == 3) { /* crit is msb only */
345		i2c_smbus_write_byte_data(client, regaddr, reg >> 8);
346	} else {
347		/* Hardware expects big endian data --> use _swapped */
348		i2c_smbus_write_word_swapped(client, regaddr, reg);
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
349	}
350	data->temp[nr][index] = reg;
351
352	mutex_unlock(&data->update_lock);
353
354	return count;
355}
356
357static ssize_t temp_crit_hyst_store(struct device *dev,
358				    struct device_attribute *devattr,
359				    const char *buf, size_t count)
360{
361	int temp, index = to_sensor_dev_attr(devattr)->index;
362	struct tmp401_data *data = tmp401_update_device(dev);
363	long val;
364	u8 reg;
365
366	if (IS_ERR(data))
367		return PTR_ERR(data);
368
369	if (kstrtol(buf, 10, &val))
370		return -EINVAL;
371
372	if (data->config & TMP401_CONFIG_RANGE)
373		val = clamp_val(val, -64000, 191000);
374	else
375		val = clamp_val(val, 0, 127000);
376
377	mutex_lock(&data->update_lock);
378	temp = tmp401_register_to_temp(data->temp[3][index], data->config);
379	val = clamp_val(val, temp - 255000, temp);
380	reg = ((temp - val) + 500) / 1000;
381
382	i2c_smbus_write_byte_data(data->client, TMP401_TEMP_CRIT_HYST,
383				  reg);
384
385	data->temp_crit_hyst = reg;
386
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
387	mutex_unlock(&data->update_lock);
388
389	return count;
390}
391
392/*
393 * Resets the historical measurements of minimum and maximum temperatures.
394 * This is done by writing any value to any of the minimum/maximum registers
395 * (0x30-0x37).
396 */
397static ssize_t reset_temp_history_store(struct device *dev,
398					struct device_attribute *devattr,
399					const char *buf, size_t count)
400{
401	struct tmp401_data *data = dev_get_drvdata(dev);
402	struct i2c_client *client = data->client;
403	long val;
404
405	if (kstrtol(buf, 10, &val))
406		return -EINVAL;
407
408	if (val != 1) {
409		dev_err(dev,
410			"temp_reset_history value %ld not supported. Use 1 to reset the history!\n",
411			val);
412		return -EINVAL;
 
 
 
 
413	}
414	mutex_lock(&data->update_lock);
415	i2c_smbus_write_byte_data(client, TMP401_TEMP_MSB_WRITE[5][0], val);
416	data->valid = 0;
417	mutex_unlock(&data->update_lock);
418
419	return count;
420}
421
422static ssize_t update_interval_show(struct device *dev,
423				    struct device_attribute *attr, char *buf)
424{
425	struct tmp401_data *data = dev_get_drvdata(dev);
426
427	return sprintf(buf, "%u\n", data->update_interval);
428}
429
430static ssize_t update_interval_store(struct device *dev,
431				     struct device_attribute *attr,
432				     const char *buf, size_t count)
433{
434	struct tmp401_data *data = dev_get_drvdata(dev);
435	struct i2c_client *client = data->client;
436	unsigned long val;
437	int err, rate;
438
439	err = kstrtoul(buf, 10, &val);
440	if (err)
441		return err;
442
443	/*
444	 * For valid rates, interval can be calculated as
445	 *	interval = (1 << (7 - rate)) * 125;
446	 * Rounded rate is therefore
447	 *	rate = 7 - __fls(interval * 4 / (125 * 3));
448	 * Use clamp_val() to avoid overflows, and to ensure valid input
449	 * for __fls.
450	 */
451	val = clamp_val(val, 125, 16000);
452	rate = 7 - __fls(val * 4 / (125 * 3));
 
 
 
 
 
 
 
 
 
453	mutex_lock(&data->update_lock);
454	i2c_smbus_write_byte_data(client, TMP401_CONVERSION_RATE_WRITE, rate);
455	data->update_interval = (1 << (7 - rate)) * 125;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
456	mutex_unlock(&data->update_lock);
457
458	return count;
459}
460
461static SENSOR_DEVICE_ATTR_2_RO(temp1_input, temp, 0, 0);
462static SENSOR_DEVICE_ATTR_2_RW(temp1_min, temp, 1, 0);
463static SENSOR_DEVICE_ATTR_2_RW(temp1_max, temp, 2, 0);
464static SENSOR_DEVICE_ATTR_2_RW(temp1_crit, temp, 3, 0);
465static SENSOR_DEVICE_ATTR_RW(temp1_crit_hyst, temp_crit_hyst, 0);
466static SENSOR_DEVICE_ATTR_2_RO(temp1_min_alarm, status, 1,
467			       TMP432_STATUS_LOCAL);
468static SENSOR_DEVICE_ATTR_2_RO(temp1_max_alarm, status, 2,
469			       TMP432_STATUS_LOCAL);
470static SENSOR_DEVICE_ATTR_2_RO(temp1_crit_alarm, status, 3,
471			       TMP432_STATUS_LOCAL);
472static SENSOR_DEVICE_ATTR_2_RO(temp2_input, temp, 0, 1);
473static SENSOR_DEVICE_ATTR_2_RW(temp2_min, temp, 1, 1);
474static SENSOR_DEVICE_ATTR_2_RW(temp2_max, temp, 2, 1);
475static SENSOR_DEVICE_ATTR_2_RW(temp2_crit, temp, 3, 1);
476static SENSOR_DEVICE_ATTR_RO(temp2_crit_hyst, temp_crit_hyst, 1);
477static SENSOR_DEVICE_ATTR_2_RO(temp2_fault, status, 0, TMP432_STATUS_REMOTE1);
478static SENSOR_DEVICE_ATTR_2_RO(temp2_min_alarm, status, 1,
479			       TMP432_STATUS_REMOTE1);
480static SENSOR_DEVICE_ATTR_2_RO(temp2_max_alarm, status, 2,
481			       TMP432_STATUS_REMOTE1);
482static SENSOR_DEVICE_ATTR_2_RO(temp2_crit_alarm, status, 3,
483			       TMP432_STATUS_REMOTE1);
484
485static DEVICE_ATTR_RW(update_interval);
486
487static struct attribute *tmp401_attributes[] = {
488	&sensor_dev_attr_temp1_input.dev_attr.attr,
489	&sensor_dev_attr_temp1_min.dev_attr.attr,
490	&sensor_dev_attr_temp1_max.dev_attr.attr,
491	&sensor_dev_attr_temp1_crit.dev_attr.attr,
492	&sensor_dev_attr_temp1_crit_hyst.dev_attr.attr,
493	&sensor_dev_attr_temp1_max_alarm.dev_attr.attr,
494	&sensor_dev_attr_temp1_min_alarm.dev_attr.attr,
495	&sensor_dev_attr_temp1_crit_alarm.dev_attr.attr,
496
497	&sensor_dev_attr_temp2_input.dev_attr.attr,
498	&sensor_dev_attr_temp2_min.dev_attr.attr,
499	&sensor_dev_attr_temp2_max.dev_attr.attr,
500	&sensor_dev_attr_temp2_crit.dev_attr.attr,
501	&sensor_dev_attr_temp2_crit_hyst.dev_attr.attr,
502	&sensor_dev_attr_temp2_fault.dev_attr.attr,
503	&sensor_dev_attr_temp2_max_alarm.dev_attr.attr,
504	&sensor_dev_attr_temp2_min_alarm.dev_attr.attr,
505	&sensor_dev_attr_temp2_crit_alarm.dev_attr.attr,
506
507	&dev_attr_update_interval.attr,
 
 
 
 
 
 
 
 
 
 
 
508
509	NULL
510};
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
511
512static const struct attribute_group tmp401_group = {
513	.attrs = tmp401_attributes,
514};
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
515
516/*
517 * Additional features of the TMP411 chip.
518 * The TMP411 stores the minimum and maximum
519 * temperature measured since power-on, chip-reset, or
520 * minimum and maximum register reset for both the local
521 * and remote channels.
522 */
523static SENSOR_DEVICE_ATTR_2_RO(temp1_lowest, temp, 4, 0);
524static SENSOR_DEVICE_ATTR_2_RO(temp1_highest, temp, 5, 0);
525static SENSOR_DEVICE_ATTR_2_RO(temp2_lowest, temp, 4, 1);
526static SENSOR_DEVICE_ATTR_2_RO(temp2_highest, temp, 5, 1);
527static SENSOR_DEVICE_ATTR_WO(temp_reset_history, reset_temp_history, 0);
528
529static struct attribute *tmp411_attributes[] = {
530	&sensor_dev_attr_temp1_highest.dev_attr.attr,
531	&sensor_dev_attr_temp1_lowest.dev_attr.attr,
532	&sensor_dev_attr_temp2_highest.dev_attr.attr,
533	&sensor_dev_attr_temp2_lowest.dev_attr.attr,
534	&sensor_dev_attr_temp_reset_history.dev_attr.attr,
535	NULL
536};
537
538static const struct attribute_group tmp411_group = {
539	.attrs = tmp411_attributes,
540};
541
542static SENSOR_DEVICE_ATTR_2_RO(temp3_input, temp, 0, 2);
543static SENSOR_DEVICE_ATTR_2_RW(temp3_min, temp, 1, 2);
544static SENSOR_DEVICE_ATTR_2_RW(temp3_max, temp, 2, 2);
545static SENSOR_DEVICE_ATTR_2_RW(temp3_crit, temp, 3, 2);
546static SENSOR_DEVICE_ATTR_RO(temp3_crit_hyst, temp_crit_hyst, 2);
547static SENSOR_DEVICE_ATTR_2_RO(temp3_fault, status, 0, TMP432_STATUS_REMOTE2);
548static SENSOR_DEVICE_ATTR_2_RO(temp3_min_alarm, status, 1,
549			       TMP432_STATUS_REMOTE2);
550static SENSOR_DEVICE_ATTR_2_RO(temp3_max_alarm, status, 2,
551			       TMP432_STATUS_REMOTE2);
552static SENSOR_DEVICE_ATTR_2_RO(temp3_crit_alarm, status, 3,
553			       TMP432_STATUS_REMOTE2);
554
555static struct attribute *tmp432_attributes[] = {
556	&sensor_dev_attr_temp3_input.dev_attr.attr,
557	&sensor_dev_attr_temp3_min.dev_attr.attr,
558	&sensor_dev_attr_temp3_max.dev_attr.attr,
559	&sensor_dev_attr_temp3_crit.dev_attr.attr,
560	&sensor_dev_attr_temp3_crit_hyst.dev_attr.attr,
561	&sensor_dev_attr_temp3_fault.dev_attr.attr,
562	&sensor_dev_attr_temp3_max_alarm.dev_attr.attr,
563	&sensor_dev_attr_temp3_min_alarm.dev_attr.attr,
564	&sensor_dev_attr_temp3_crit_alarm.dev_attr.attr,
565
566	NULL
567};
568
569static const struct attribute_group tmp432_group = {
570	.attrs = tmp432_attributes,
571};
 
 
572
573/*
574 * Additional features of the TMP461 chip.
575 * The TMP461 temperature offset for the remote channel.
576 */
577static SENSOR_DEVICE_ATTR_2_RW(temp2_offset, temp, 6, 1);
 
 
 
 
 
 
 
 
 
578
579static struct attribute *tmp461_attributes[] = {
580	&sensor_dev_attr_temp2_offset.dev_attr.attr,
581	NULL
582};
 
 
 
 
 
 
 
 
 
 
583
584static const struct attribute_group tmp461_group = {
585	.attrs = tmp461_attributes,
586};
587
588/*
589 * Begin non sysfs callback code (aka Real code)
590 */
591
592static int tmp401_init_client(struct tmp401_data *data,
593			      struct i2c_client *client)
594{
595	int config, config_orig, status = 0;
596
597	/* Set the conversion rate to 2 Hz */
598	i2c_smbus_write_byte_data(client, TMP401_CONVERSION_RATE_WRITE, 5);
599	data->update_interval = 500;
600
601	/* Start conversions (disable shutdown if necessary) */
602	config = i2c_smbus_read_byte_data(client, TMP401_CONFIG_READ);
603	if (config < 0)
604		return config;
605
606	config_orig = config;
607	config &= ~TMP401_CONFIG_SHUTDOWN;
608
609	if (config != config_orig)
610		status = i2c_smbus_write_byte_data(client,
611						   TMP401_CONFIG_WRITE,
612						   config);
613
614	return status;
615}
616
617static int tmp401_detect(struct i2c_client *client,
618			 struct i2c_board_info *info)
619{
620	enum chips kind;
621	struct i2c_adapter *adapter = client->adapter;
622	u8 reg;
623
624	if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA))
625		return -ENODEV;
626
627	/* Detect and identify the chip */
628	reg = i2c_smbus_read_byte_data(client, TMP401_MANUFACTURER_ID_REG);
629	if (reg != TMP401_MANUFACTURER_ID)
630		return -ENODEV;
631
632	reg = i2c_smbus_read_byte_data(client, TMP401_DEVICE_ID_REG);
633
634	switch (reg) {
635	case TMP401_DEVICE_ID:
636		if (client->addr != 0x4c)
637			return -ENODEV;
638		kind = tmp401;
639		break;
640	case TMP411A_DEVICE_ID:
641		if (client->addr != 0x4c)
642			return -ENODEV;
643		kind = tmp411;
644		break;
645	case TMP411B_DEVICE_ID:
646		if (client->addr != 0x4d)
647			return -ENODEV;
648		kind = tmp411;
649		break;
650	case TMP411C_DEVICE_ID:
651		if (client->addr != 0x4e)
652			return -ENODEV;
653		kind = tmp411;
654		break;
655	case TMP431_DEVICE_ID:
656		if (client->addr != 0x4c && client->addr != 0x4d)
657			return -ENODEV;
658		kind = tmp431;
659		break;
660	case TMP432_DEVICE_ID:
661		if (client->addr != 0x4c && client->addr != 0x4d)
662			return -ENODEV;
663		kind = tmp432;
664		break;
665	case TMP435_DEVICE_ID:
666		kind = tmp435;
667		break;
668	default:
669		return -ENODEV;
670	}
671
672	reg = i2c_smbus_read_byte_data(client, TMP401_CONFIG_READ);
673	if (reg & 0x1b)
674		return -ENODEV;
675
676	reg = i2c_smbus_read_byte_data(client, TMP401_CONVERSION_RATE_READ);
677	/* Datasheet says: 0x1-0x6 */
678	if (reg > 15)
679		return -ENODEV;
680
681	strlcpy(info->type, tmp401_id[kind].name, I2C_NAME_SIZE);
682
683	return 0;
684}
685
686static int tmp401_probe(struct i2c_client *client,
687			const struct i2c_device_id *id)
688{
689	static const char * const names[] = {
690		"TMP401", "TMP411", "TMP431", "TMP432", "TMP435", "TMP461"
691	};
692	struct device *dev = &client->dev;
 
693	struct device *hwmon_dev;
694	struct tmp401_data *data;
695	int groups = 0, status;
696
697	data = devm_kzalloc(dev, sizeof(struct tmp401_data), GFP_KERNEL);
698	if (!data)
699		return -ENOMEM;
700
701	data->client = client;
702	mutex_init(&data->update_lock);
703	data->kind = id->driver_data;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
704
705	/* Initialize the TMP401 chip */
706	status = tmp401_init_client(data, client);
707	if (status < 0)
708		return status;
709
710	/* Register sysfs hooks */
711	data->groups[groups++] = &tmp401_group;
712
713	/* Register additional tmp411 sysfs hooks */
714	if (data->kind == tmp411)
715		data->groups[groups++] = &tmp411_group;
716
717	/* Register additional tmp432 sysfs hooks */
718	if (data->kind == tmp432)
719		data->groups[groups++] = &tmp432_group;
720
721	if (data->kind == tmp461)
722		data->groups[groups++] = &tmp461_group;
723
724	hwmon_dev = devm_hwmon_device_register_with_groups(dev, client->name,
725							   data, data->groups);
726	if (IS_ERR(hwmon_dev))
727		return PTR_ERR(hwmon_dev);
728
729	dev_info(dev, "Detected TI %s chip\n", names[data->kind]);
730
731	return 0;
732}
733
 
 
 
 
 
 
 
 
 
 
734static struct i2c_driver tmp401_driver = {
735	.class		= I2C_CLASS_HWMON,
736	.driver = {
737		.name	= "tmp401",
 
738	},
739	.probe		= tmp401_probe,
740	.id_table	= tmp401_id,
741	.detect		= tmp401_detect,
742	.address_list	= normal_i2c,
743};
744
745module_i2c_driver(tmp401_driver);
746
747MODULE_AUTHOR("Hans de Goede <hdegoede@redhat.com>");
748MODULE_DESCRIPTION("Texas Instruments TMP401 temperature sensor driver");
749MODULE_LICENSE("GPL");