Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2010 Google, Inc.
4 * Copyright (C) 2013 NVIDIA Corporation
5 *
6 * Author:
7 * Erik Gilling <konkers@google.com>
8 * Benoit Goby <benoit@android.com>
9 * Venu Byravarasu <vbyravarasu@nvidia.com>
10 */
11
12#include <linux/delay.h>
13#include <linux/err.h>
14#include <linux/export.h>
15#include <linux/gpio/consumer.h>
16#include <linux/iopoll.h>
17#include <linux/module.h>
18#include <linux/of.h>
19#include <linux/of_platform.h>
20#include <linux/platform_device.h>
21#include <linux/resource.h>
22#include <linux/slab.h>
23#include <linux/spinlock.h>
24
25#include <linux/regulator/consumer.h>
26
27#include <linux/usb/ehci_def.h>
28#include <linux/usb/of.h>
29#include <linux/usb/tegra_usb_phy.h>
30#include <linux/usb/ulpi.h>
31
32#define ULPI_VIEWPORT 0x170
33
34/* PORTSC PTS/PHCD bits, Tegra20 only */
35#define TEGRA_USB_PORTSC1 0x184
36#define TEGRA_USB_PORTSC1_PTS(x) (((x) & 0x3) << 30)
37#define TEGRA_USB_PORTSC1_PHCD BIT(23)
38
39/* HOSTPC1 PTS/PHCD bits, Tegra30 and above */
40#define TEGRA_USB_HOSTPC1_DEVLC 0x1b4
41#define TEGRA_USB_HOSTPC1_DEVLC_PTS(x) (((x) & 0x7) << 29)
42#define TEGRA_USB_HOSTPC1_DEVLC_PHCD BIT(22)
43
44/* Bits of PORTSC1, which will get cleared by writing 1 into them */
45#define TEGRA_PORTSC1_RWC_BITS (PORT_CSC | PORT_PEC | PORT_OCC)
46
47#define USB_SUSP_CTRL 0x400
48#define USB_WAKE_ON_RESUME_EN BIT(2)
49#define USB_WAKE_ON_CNNT_EN_DEV BIT(3)
50#define USB_WAKE_ON_DISCON_EN_DEV BIT(4)
51#define USB_SUSP_CLR BIT(5)
52#define USB_PHY_CLK_VALID BIT(7)
53#define UTMIP_RESET BIT(11)
54#define UHSIC_RESET BIT(11)
55#define UTMIP_PHY_ENABLE BIT(12)
56#define ULPI_PHY_ENABLE BIT(13)
57#define USB_SUSP_SET BIT(14)
58#define USB_WAKEUP_DEBOUNCE_COUNT(x) (((x) & 0x7) << 16)
59
60#define USB_PHY_VBUS_SENSORS 0x404
61#define B_SESS_VLD_WAKEUP_EN BIT(14)
62#define A_SESS_VLD_WAKEUP_EN BIT(22)
63#define A_VBUS_VLD_WAKEUP_EN BIT(30)
64
65#define USB_PHY_VBUS_WAKEUP_ID 0x408
66#define ID_INT_EN BIT(0)
67#define ID_CHG_DET BIT(1)
68#define VBUS_WAKEUP_INT_EN BIT(8)
69#define VBUS_WAKEUP_CHG_DET BIT(9)
70#define VBUS_WAKEUP_STS BIT(10)
71#define VBUS_WAKEUP_WAKEUP_EN BIT(30)
72
73#define USB1_LEGACY_CTRL 0x410
74#define USB1_NO_LEGACY_MODE BIT(0)
75#define USB1_VBUS_SENSE_CTL_MASK (3 << 1)
76#define USB1_VBUS_SENSE_CTL_VBUS_WAKEUP (0 << 1)
77#define USB1_VBUS_SENSE_CTL_AB_SESS_VLD_OR_VBUS_WAKEUP \
78 (1 << 1)
79#define USB1_VBUS_SENSE_CTL_AB_SESS_VLD (2 << 1)
80#define USB1_VBUS_SENSE_CTL_A_SESS_VLD (3 << 1)
81
82#define ULPI_TIMING_CTRL_0 0x424
83#define ULPI_OUTPUT_PINMUX_BYP BIT(10)
84#define ULPI_CLKOUT_PINMUX_BYP BIT(11)
85
86#define ULPI_TIMING_CTRL_1 0x428
87#define ULPI_DATA_TRIMMER_LOAD BIT(0)
88#define ULPI_DATA_TRIMMER_SEL(x) (((x) & 0x7) << 1)
89#define ULPI_STPDIRNXT_TRIMMER_LOAD BIT(16)
90#define ULPI_STPDIRNXT_TRIMMER_SEL(x) (((x) & 0x7) << 17)
91#define ULPI_DIR_TRIMMER_LOAD BIT(24)
92#define ULPI_DIR_TRIMMER_SEL(x) (((x) & 0x7) << 25)
93
94#define UTMIP_PLL_CFG1 0x804
95#define UTMIP_XTAL_FREQ_COUNT(x) (((x) & 0xfff) << 0)
96#define UTMIP_PLLU_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 27)
97
98#define UTMIP_XCVR_CFG0 0x808
99#define UTMIP_XCVR_SETUP(x) (((x) & 0xf) << 0)
100#define UTMIP_XCVR_SETUP_MSB(x) ((((x) & 0x70) >> 4) << 22)
101#define UTMIP_XCVR_LSRSLEW(x) (((x) & 0x3) << 8)
102#define UTMIP_XCVR_LSFSLEW(x) (((x) & 0x3) << 10)
103#define UTMIP_FORCE_PD_POWERDOWN BIT(14)
104#define UTMIP_FORCE_PD2_POWERDOWN BIT(16)
105#define UTMIP_FORCE_PDZI_POWERDOWN BIT(18)
106#define UTMIP_XCVR_LSBIAS_SEL BIT(21)
107#define UTMIP_XCVR_HSSLEW(x) (((x) & 0x3) << 4)
108#define UTMIP_XCVR_HSSLEW_MSB(x) ((((x) & 0x1fc) >> 2) << 25)
109
110#define UTMIP_BIAS_CFG0 0x80c
111#define UTMIP_OTGPD BIT(11)
112#define UTMIP_BIASPD BIT(10)
113#define UTMIP_HSSQUELCH_LEVEL(x) (((x) & 0x3) << 0)
114#define UTMIP_HSDISCON_LEVEL(x) (((x) & 0x3) << 2)
115#define UTMIP_HSDISCON_LEVEL_MSB(x) ((((x) & 0x4) >> 2) << 24)
116
117#define UTMIP_HSRX_CFG0 0x810
118#define UTMIP_ELASTIC_LIMIT(x) (((x) & 0x1f) << 10)
119#define UTMIP_IDLE_WAIT(x) (((x) & 0x1f) << 15)
120
121#define UTMIP_HSRX_CFG1 0x814
122#define UTMIP_HS_SYNC_START_DLY(x) (((x) & 0x1f) << 1)
123
124#define UTMIP_TX_CFG0 0x820
125#define UTMIP_FS_PREABMLE_J BIT(19)
126#define UTMIP_HS_DISCON_DISABLE BIT(8)
127
128#define UTMIP_MISC_CFG0 0x824
129#define UTMIP_DPDM_OBSERVE BIT(26)
130#define UTMIP_DPDM_OBSERVE_SEL(x) (((x) & 0xf) << 27)
131#define UTMIP_DPDM_OBSERVE_SEL_FS_J UTMIP_DPDM_OBSERVE_SEL(0xf)
132#define UTMIP_DPDM_OBSERVE_SEL_FS_K UTMIP_DPDM_OBSERVE_SEL(0xe)
133#define UTMIP_DPDM_OBSERVE_SEL_FS_SE1 UTMIP_DPDM_OBSERVE_SEL(0xd)
134#define UTMIP_DPDM_OBSERVE_SEL_FS_SE0 UTMIP_DPDM_OBSERVE_SEL(0xc)
135#define UTMIP_SUSPEND_EXIT_ON_EDGE BIT(22)
136
137#define UTMIP_MISC_CFG1 0x828
138#define UTMIP_PLL_ACTIVE_DLY_COUNT(x) (((x) & 0x1f) << 18)
139#define UTMIP_PLLU_STABLE_COUNT(x) (((x) & 0xfff) << 6)
140
141#define UTMIP_DEBOUNCE_CFG0 0x82c
142#define UTMIP_BIAS_DEBOUNCE_A(x) (((x) & 0xffff) << 0)
143
144#define UTMIP_BAT_CHRG_CFG0 0x830
145#define UTMIP_PD_CHRG BIT(0)
146
147#define UTMIP_SPARE_CFG0 0x834
148#define FUSE_SETUP_SEL BIT(3)
149
150#define UTMIP_XCVR_CFG1 0x838
151#define UTMIP_FORCE_PDDISC_POWERDOWN BIT(0)
152#define UTMIP_FORCE_PDCHRP_POWERDOWN BIT(2)
153#define UTMIP_FORCE_PDDR_POWERDOWN BIT(4)
154#define UTMIP_XCVR_TERM_RANGE_ADJ(x) (((x) & 0xf) << 18)
155
156#define UTMIP_BIAS_CFG1 0x83c
157#define UTMIP_BIAS_PDTRK_COUNT(x) (((x) & 0x1f) << 3)
158
159/* For Tegra30 and above only, the address is different in Tegra20 */
160#define USB_USBMODE 0x1f8
161#define USB_USBMODE_MASK (3 << 0)
162#define USB_USBMODE_HOST (3 << 0)
163#define USB_USBMODE_DEVICE (2 << 0)
164
165#define PMC_USB_AO 0xf0
166#define VBUS_WAKEUP_PD_P0 BIT(2)
167#define ID_PD_P0 BIT(3)
168
169static DEFINE_SPINLOCK(utmip_pad_lock);
170static unsigned int utmip_pad_count;
171
172struct tegra_xtal_freq {
173 unsigned int freq;
174 u8 enable_delay;
175 u8 stable_count;
176 u8 active_delay;
177 u8 xtal_freq_count;
178 u16 debounce;
179};
180
181static const struct tegra_xtal_freq tegra_freq_table[] = {
182 {
183 .freq = 12000000,
184 .enable_delay = 0x02,
185 .stable_count = 0x2F,
186 .active_delay = 0x04,
187 .xtal_freq_count = 0x76,
188 .debounce = 0x7530,
189 },
190 {
191 .freq = 13000000,
192 .enable_delay = 0x02,
193 .stable_count = 0x33,
194 .active_delay = 0x05,
195 .xtal_freq_count = 0x7F,
196 .debounce = 0x7EF4,
197 },
198 {
199 .freq = 19200000,
200 .enable_delay = 0x03,
201 .stable_count = 0x4B,
202 .active_delay = 0x06,
203 .xtal_freq_count = 0xBB,
204 .debounce = 0xBB80,
205 },
206 {
207 .freq = 26000000,
208 .enable_delay = 0x04,
209 .stable_count = 0x66,
210 .active_delay = 0x09,
211 .xtal_freq_count = 0xFE,
212 .debounce = 0xFDE8,
213 },
214};
215
216static inline struct tegra_usb_phy *to_tegra_usb_phy(struct usb_phy *u_phy)
217{
218 return container_of(u_phy, struct tegra_usb_phy, u_phy);
219}
220
221static void set_pts(struct tegra_usb_phy *phy, u8 pts_val)
222{
223 void __iomem *base = phy->regs;
224 u32 val;
225
226 if (phy->soc_config->has_hostpc) {
227 val = readl_relaxed(base + TEGRA_USB_HOSTPC1_DEVLC);
228 val &= ~TEGRA_USB_HOSTPC1_DEVLC_PTS(~0);
229 val |= TEGRA_USB_HOSTPC1_DEVLC_PTS(pts_val);
230 writel_relaxed(val, base + TEGRA_USB_HOSTPC1_DEVLC);
231 } else {
232 val = readl_relaxed(base + TEGRA_USB_PORTSC1);
233 val &= ~TEGRA_PORTSC1_RWC_BITS;
234 val &= ~TEGRA_USB_PORTSC1_PTS(~0);
235 val |= TEGRA_USB_PORTSC1_PTS(pts_val);
236 writel_relaxed(val, base + TEGRA_USB_PORTSC1);
237 }
238}
239
240static void set_phcd(struct tegra_usb_phy *phy, bool enable)
241{
242 void __iomem *base = phy->regs;
243 u32 val;
244
245 if (phy->soc_config->has_hostpc) {
246 val = readl_relaxed(base + TEGRA_USB_HOSTPC1_DEVLC);
247 if (enable)
248 val |= TEGRA_USB_HOSTPC1_DEVLC_PHCD;
249 else
250 val &= ~TEGRA_USB_HOSTPC1_DEVLC_PHCD;
251 writel_relaxed(val, base + TEGRA_USB_HOSTPC1_DEVLC);
252 } else {
253 val = readl_relaxed(base + TEGRA_USB_PORTSC1) & ~PORT_RWC_BITS;
254 if (enable)
255 val |= TEGRA_USB_PORTSC1_PHCD;
256 else
257 val &= ~TEGRA_USB_PORTSC1_PHCD;
258 writel_relaxed(val, base + TEGRA_USB_PORTSC1);
259 }
260}
261
262static int utmip_pad_open(struct tegra_usb_phy *phy)
263{
264 int ret;
265
266 ret = clk_prepare_enable(phy->pad_clk);
267 if (ret) {
268 dev_err(phy->u_phy.dev,
269 "Failed to enable UTMI-pads clock: %d\n", ret);
270 return ret;
271 }
272
273 spin_lock(&utmip_pad_lock);
274
275 ret = reset_control_deassert(phy->pad_rst);
276 if (ret) {
277 dev_err(phy->u_phy.dev,
278 "Failed to initialize UTMI-pads reset: %d\n", ret);
279 goto unlock;
280 }
281
282 ret = reset_control_assert(phy->pad_rst);
283 if (ret) {
284 dev_err(phy->u_phy.dev,
285 "Failed to assert UTMI-pads reset: %d\n", ret);
286 goto unlock;
287 }
288
289 udelay(1);
290
291 ret = reset_control_deassert(phy->pad_rst);
292 if (ret)
293 dev_err(phy->u_phy.dev,
294 "Failed to deassert UTMI-pads reset: %d\n", ret);
295unlock:
296 spin_unlock(&utmip_pad_lock);
297
298 clk_disable_unprepare(phy->pad_clk);
299
300 return ret;
301}
302
303static int utmip_pad_close(struct tegra_usb_phy *phy)
304{
305 int ret;
306
307 ret = clk_prepare_enable(phy->pad_clk);
308 if (ret) {
309 dev_err(phy->u_phy.dev,
310 "Failed to enable UTMI-pads clock: %d\n", ret);
311 return ret;
312 }
313
314 ret = reset_control_assert(phy->pad_rst);
315 if (ret)
316 dev_err(phy->u_phy.dev,
317 "Failed to assert UTMI-pads reset: %d\n", ret);
318
319 udelay(1);
320
321 clk_disable_unprepare(phy->pad_clk);
322
323 return ret;
324}
325
326static int utmip_pad_power_on(struct tegra_usb_phy *phy)
327{
328 struct tegra_utmip_config *config = phy->config;
329 void __iomem *base = phy->pad_regs;
330 u32 val;
331 int err;
332
333 err = clk_prepare_enable(phy->pad_clk);
334 if (err)
335 return err;
336
337 spin_lock(&utmip_pad_lock);
338
339 if (utmip_pad_count++ == 0) {
340 val = readl_relaxed(base + UTMIP_BIAS_CFG0);
341 val &= ~(UTMIP_OTGPD | UTMIP_BIASPD);
342
343 if (phy->soc_config->requires_extra_tuning_parameters) {
344 val &= ~(UTMIP_HSSQUELCH_LEVEL(~0) |
345 UTMIP_HSDISCON_LEVEL(~0) |
346 UTMIP_HSDISCON_LEVEL_MSB(~0));
347
348 val |= UTMIP_HSSQUELCH_LEVEL(config->hssquelch_level);
349 val |= UTMIP_HSDISCON_LEVEL(config->hsdiscon_level);
350 val |= UTMIP_HSDISCON_LEVEL_MSB(config->hsdiscon_level);
351 }
352 writel_relaxed(val, base + UTMIP_BIAS_CFG0);
353 }
354
355 if (phy->pad_wakeup) {
356 phy->pad_wakeup = false;
357 utmip_pad_count--;
358 }
359
360 spin_unlock(&utmip_pad_lock);
361
362 clk_disable_unprepare(phy->pad_clk);
363
364 return 0;
365}
366
367static int utmip_pad_power_off(struct tegra_usb_phy *phy)
368{
369 void __iomem *base = phy->pad_regs;
370 u32 val;
371 int ret;
372
373 ret = clk_prepare_enable(phy->pad_clk);
374 if (ret)
375 return ret;
376
377 spin_lock(&utmip_pad_lock);
378
379 if (!utmip_pad_count) {
380 dev_err(phy->u_phy.dev, "UTMIP pad already powered off\n");
381 ret = -EINVAL;
382 goto ulock;
383 }
384
385 /*
386 * In accordance to TRM, OTG and Bias pad circuits could be turned off
387 * to save power if wake is enabled, but the VBUS-change detection
388 * method is board-specific and these circuits may need to be enabled
389 * to generate wakeup event, hence we will just keep them both enabled.
390 */
391 if (phy->wakeup_enabled) {
392 phy->pad_wakeup = true;
393 utmip_pad_count++;
394 }
395
396 if (--utmip_pad_count == 0) {
397 val = readl_relaxed(base + UTMIP_BIAS_CFG0);
398 val |= UTMIP_OTGPD | UTMIP_BIASPD;
399 writel_relaxed(val, base + UTMIP_BIAS_CFG0);
400 }
401ulock:
402 spin_unlock(&utmip_pad_lock);
403
404 clk_disable_unprepare(phy->pad_clk);
405
406 return ret;
407}
408
409static int utmi_wait_register(void __iomem *reg, u32 mask, u32 result)
410{
411 u32 tmp;
412
413 return readl_relaxed_poll_timeout(reg, tmp, (tmp & mask) == result,
414 2000, 6000);
415}
416
417static void utmi_phy_clk_disable(struct tegra_usb_phy *phy)
418{
419 void __iomem *base = phy->regs;
420 u32 val;
421
422 /*
423 * The USB driver may have already initiated the phy clock
424 * disable so wait to see if the clock turns off and if not
425 * then proceed with gating the clock.
426 */
427 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID, 0) == 0)
428 return;
429
430 if (phy->is_legacy_phy) {
431 val = readl_relaxed(base + USB_SUSP_CTRL);
432 val |= USB_SUSP_SET;
433 writel_relaxed(val, base + USB_SUSP_CTRL);
434
435 usleep_range(10, 100);
436
437 val = readl_relaxed(base + USB_SUSP_CTRL);
438 val &= ~USB_SUSP_SET;
439 writel_relaxed(val, base + USB_SUSP_CTRL);
440 } else {
441 set_phcd(phy, true);
442 }
443
444 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID, 0))
445 dev_err(phy->u_phy.dev,
446 "Timeout waiting for PHY to stabilize on disable\n");
447}
448
449static void utmi_phy_clk_enable(struct tegra_usb_phy *phy)
450{
451 void __iomem *base = phy->regs;
452 u32 val;
453
454 /*
455 * The USB driver may have already initiated the phy clock
456 * enable so wait to see if the clock turns on and if not
457 * then proceed with ungating the clock.
458 */
459 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID,
460 USB_PHY_CLK_VALID) == 0)
461 return;
462
463 if (phy->is_legacy_phy) {
464 val = readl_relaxed(base + USB_SUSP_CTRL);
465 val |= USB_SUSP_CLR;
466 writel_relaxed(val, base + USB_SUSP_CTRL);
467
468 usleep_range(10, 100);
469
470 val = readl_relaxed(base + USB_SUSP_CTRL);
471 val &= ~USB_SUSP_CLR;
472 writel_relaxed(val, base + USB_SUSP_CTRL);
473 } else {
474 set_phcd(phy, false);
475 }
476
477 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID,
478 USB_PHY_CLK_VALID))
479 dev_err(phy->u_phy.dev,
480 "Timeout waiting for PHY to stabilize on enable\n");
481}
482
483static int utmi_phy_power_on(struct tegra_usb_phy *phy)
484{
485 struct tegra_utmip_config *config = phy->config;
486 void __iomem *base = phy->regs;
487 u32 val;
488 int err;
489
490 val = readl_relaxed(base + USB_SUSP_CTRL);
491 val |= UTMIP_RESET;
492 writel_relaxed(val, base + USB_SUSP_CTRL);
493
494 if (phy->is_legacy_phy) {
495 val = readl_relaxed(base + USB1_LEGACY_CTRL);
496 val |= USB1_NO_LEGACY_MODE;
497 writel_relaxed(val, base + USB1_LEGACY_CTRL);
498 }
499
500 val = readl_relaxed(base + UTMIP_TX_CFG0);
501 val |= UTMIP_FS_PREABMLE_J;
502 writel_relaxed(val, base + UTMIP_TX_CFG0);
503
504 val = readl_relaxed(base + UTMIP_HSRX_CFG0);
505 val &= ~(UTMIP_IDLE_WAIT(~0) | UTMIP_ELASTIC_LIMIT(~0));
506 val |= UTMIP_IDLE_WAIT(config->idle_wait_delay);
507 val |= UTMIP_ELASTIC_LIMIT(config->elastic_limit);
508 writel_relaxed(val, base + UTMIP_HSRX_CFG0);
509
510 val = readl_relaxed(base + UTMIP_HSRX_CFG1);
511 val &= ~UTMIP_HS_SYNC_START_DLY(~0);
512 val |= UTMIP_HS_SYNC_START_DLY(config->hssync_start_delay);
513 writel_relaxed(val, base + UTMIP_HSRX_CFG1);
514
515 val = readl_relaxed(base + UTMIP_DEBOUNCE_CFG0);
516 val &= ~UTMIP_BIAS_DEBOUNCE_A(~0);
517 val |= UTMIP_BIAS_DEBOUNCE_A(phy->freq->debounce);
518 writel_relaxed(val, base + UTMIP_DEBOUNCE_CFG0);
519
520 val = readl_relaxed(base + UTMIP_MISC_CFG0);
521 val &= ~UTMIP_SUSPEND_EXIT_ON_EDGE;
522 writel_relaxed(val, base + UTMIP_MISC_CFG0);
523
524 if (!phy->soc_config->utmi_pll_config_in_car_module) {
525 val = readl_relaxed(base + UTMIP_MISC_CFG1);
526 val &= ~(UTMIP_PLL_ACTIVE_DLY_COUNT(~0) |
527 UTMIP_PLLU_STABLE_COUNT(~0));
528 val |= UTMIP_PLL_ACTIVE_DLY_COUNT(phy->freq->active_delay) |
529 UTMIP_PLLU_STABLE_COUNT(phy->freq->stable_count);
530 writel_relaxed(val, base + UTMIP_MISC_CFG1);
531
532 val = readl_relaxed(base + UTMIP_PLL_CFG1);
533 val &= ~(UTMIP_XTAL_FREQ_COUNT(~0) |
534 UTMIP_PLLU_ENABLE_DLY_COUNT(~0));
535 val |= UTMIP_XTAL_FREQ_COUNT(phy->freq->xtal_freq_count) |
536 UTMIP_PLLU_ENABLE_DLY_COUNT(phy->freq->enable_delay);
537 writel_relaxed(val, base + UTMIP_PLL_CFG1);
538 }
539
540 val = readl_relaxed(base + USB_SUSP_CTRL);
541 val &= ~USB_WAKE_ON_RESUME_EN;
542 writel_relaxed(val, base + USB_SUSP_CTRL);
543
544 if (phy->mode != USB_DR_MODE_HOST) {
545 val = readl_relaxed(base + USB_SUSP_CTRL);
546 val &= ~(USB_WAKE_ON_CNNT_EN_DEV | USB_WAKE_ON_DISCON_EN_DEV);
547 writel_relaxed(val, base + USB_SUSP_CTRL);
548
549 val = readl_relaxed(base + USB_PHY_VBUS_WAKEUP_ID);
550 val &= ~VBUS_WAKEUP_WAKEUP_EN;
551 val &= ~(ID_CHG_DET | VBUS_WAKEUP_CHG_DET);
552 writel_relaxed(val, base + USB_PHY_VBUS_WAKEUP_ID);
553
554 val = readl_relaxed(base + USB_PHY_VBUS_SENSORS);
555 val &= ~(A_VBUS_VLD_WAKEUP_EN | A_SESS_VLD_WAKEUP_EN);
556 val &= ~(B_SESS_VLD_WAKEUP_EN);
557 writel_relaxed(val, base + USB_PHY_VBUS_SENSORS);
558
559 val = readl_relaxed(base + UTMIP_BAT_CHRG_CFG0);
560 val &= ~UTMIP_PD_CHRG;
561 writel_relaxed(val, base + UTMIP_BAT_CHRG_CFG0);
562 } else {
563 val = readl_relaxed(base + UTMIP_BAT_CHRG_CFG0);
564 val |= UTMIP_PD_CHRG;
565 writel_relaxed(val, base + UTMIP_BAT_CHRG_CFG0);
566 }
567
568 err = utmip_pad_power_on(phy);
569 if (err)
570 return err;
571
572 val = readl_relaxed(base + UTMIP_XCVR_CFG0);
573 val &= ~(UTMIP_FORCE_PD_POWERDOWN | UTMIP_FORCE_PD2_POWERDOWN |
574 UTMIP_FORCE_PDZI_POWERDOWN | UTMIP_XCVR_LSBIAS_SEL |
575 UTMIP_XCVR_SETUP(~0) | UTMIP_XCVR_SETUP_MSB(~0) |
576 UTMIP_XCVR_LSFSLEW(~0) | UTMIP_XCVR_LSRSLEW(~0));
577
578 if (!config->xcvr_setup_use_fuses) {
579 val |= UTMIP_XCVR_SETUP(config->xcvr_setup);
580 val |= UTMIP_XCVR_SETUP_MSB(config->xcvr_setup);
581 }
582 val |= UTMIP_XCVR_LSFSLEW(config->xcvr_lsfslew);
583 val |= UTMIP_XCVR_LSRSLEW(config->xcvr_lsrslew);
584
585 if (phy->soc_config->requires_extra_tuning_parameters) {
586 val &= ~(UTMIP_XCVR_HSSLEW(~0) | UTMIP_XCVR_HSSLEW_MSB(~0));
587 val |= UTMIP_XCVR_HSSLEW(config->xcvr_hsslew);
588 val |= UTMIP_XCVR_HSSLEW_MSB(config->xcvr_hsslew);
589 }
590 writel_relaxed(val, base + UTMIP_XCVR_CFG0);
591
592 val = readl_relaxed(base + UTMIP_XCVR_CFG1);
593 val &= ~(UTMIP_FORCE_PDDISC_POWERDOWN | UTMIP_FORCE_PDCHRP_POWERDOWN |
594 UTMIP_FORCE_PDDR_POWERDOWN | UTMIP_XCVR_TERM_RANGE_ADJ(~0));
595 val |= UTMIP_XCVR_TERM_RANGE_ADJ(config->term_range_adj);
596 writel_relaxed(val, base + UTMIP_XCVR_CFG1);
597
598 val = readl_relaxed(base + UTMIP_BIAS_CFG1);
599 val &= ~UTMIP_BIAS_PDTRK_COUNT(~0);
600 val |= UTMIP_BIAS_PDTRK_COUNT(0x5);
601 writel_relaxed(val, base + UTMIP_BIAS_CFG1);
602
603 val = readl_relaxed(base + UTMIP_SPARE_CFG0);
604 if (config->xcvr_setup_use_fuses)
605 val |= FUSE_SETUP_SEL;
606 else
607 val &= ~FUSE_SETUP_SEL;
608 writel_relaxed(val, base + UTMIP_SPARE_CFG0);
609
610 if (!phy->is_legacy_phy) {
611 val = readl_relaxed(base + USB_SUSP_CTRL);
612 val |= UTMIP_PHY_ENABLE;
613 writel_relaxed(val, base + USB_SUSP_CTRL);
614 }
615
616 val = readl_relaxed(base + USB_SUSP_CTRL);
617 val &= ~UTMIP_RESET;
618 writel_relaxed(val, base + USB_SUSP_CTRL);
619
620 if (phy->is_legacy_phy) {
621 val = readl_relaxed(base + USB1_LEGACY_CTRL);
622 val &= ~USB1_VBUS_SENSE_CTL_MASK;
623 val |= USB1_VBUS_SENSE_CTL_A_SESS_VLD;
624 writel_relaxed(val, base + USB1_LEGACY_CTRL);
625
626 val = readl_relaxed(base + USB_SUSP_CTRL);
627 val &= ~USB_SUSP_SET;
628 writel_relaxed(val, base + USB_SUSP_CTRL);
629 }
630
631 utmi_phy_clk_enable(phy);
632
633 if (phy->soc_config->requires_usbmode_setup) {
634 val = readl_relaxed(base + USB_USBMODE);
635 val &= ~USB_USBMODE_MASK;
636 if (phy->mode == USB_DR_MODE_HOST)
637 val |= USB_USBMODE_HOST;
638 else
639 val |= USB_USBMODE_DEVICE;
640 writel_relaxed(val, base + USB_USBMODE);
641 }
642
643 if (!phy->is_legacy_phy)
644 set_pts(phy, 0);
645
646 return 0;
647}
648
649static int utmi_phy_power_off(struct tegra_usb_phy *phy)
650{
651 void __iomem *base = phy->regs;
652 u32 val;
653
654 /*
655 * Give hardware time to settle down after VBUS disconnection,
656 * otherwise PHY will immediately wake up from suspend.
657 */
658 if (phy->wakeup_enabled && phy->mode != USB_DR_MODE_HOST)
659 readl_relaxed_poll_timeout(base + USB_PHY_VBUS_WAKEUP_ID,
660 val, !(val & VBUS_WAKEUP_STS),
661 5000, 100000);
662
663 utmi_phy_clk_disable(phy);
664
665 /* PHY won't resume if reset is asserted */
666 if (!phy->wakeup_enabled) {
667 val = readl_relaxed(base + USB_SUSP_CTRL);
668 val |= UTMIP_RESET;
669 writel_relaxed(val, base + USB_SUSP_CTRL);
670 }
671
672 val = readl_relaxed(base + UTMIP_BAT_CHRG_CFG0);
673 val |= UTMIP_PD_CHRG;
674 writel_relaxed(val, base + UTMIP_BAT_CHRG_CFG0);
675
676 if (!phy->wakeup_enabled) {
677 val = readl_relaxed(base + UTMIP_XCVR_CFG0);
678 val |= UTMIP_FORCE_PD_POWERDOWN | UTMIP_FORCE_PD2_POWERDOWN |
679 UTMIP_FORCE_PDZI_POWERDOWN;
680 writel_relaxed(val, base + UTMIP_XCVR_CFG0);
681 }
682
683 val = readl_relaxed(base + UTMIP_XCVR_CFG1);
684 val |= UTMIP_FORCE_PDDISC_POWERDOWN | UTMIP_FORCE_PDCHRP_POWERDOWN |
685 UTMIP_FORCE_PDDR_POWERDOWN;
686 writel_relaxed(val, base + UTMIP_XCVR_CFG1);
687
688 if (phy->wakeup_enabled) {
689 val = readl_relaxed(base + USB_SUSP_CTRL);
690 val &= ~USB_WAKEUP_DEBOUNCE_COUNT(~0);
691 val |= USB_WAKEUP_DEBOUNCE_COUNT(5);
692 val |= USB_WAKE_ON_RESUME_EN;
693 writel_relaxed(val, base + USB_SUSP_CTRL);
694
695 /*
696 * Ask VBUS sensor to generate wake event once cable is
697 * connected.
698 */
699 if (phy->mode != USB_DR_MODE_HOST) {
700 val = readl_relaxed(base + USB_PHY_VBUS_WAKEUP_ID);
701 val |= VBUS_WAKEUP_WAKEUP_EN;
702 val &= ~(ID_CHG_DET | VBUS_WAKEUP_CHG_DET);
703 writel_relaxed(val, base + USB_PHY_VBUS_WAKEUP_ID);
704
705 val = readl_relaxed(base + USB_PHY_VBUS_SENSORS);
706 val |= A_VBUS_VLD_WAKEUP_EN;
707 writel_relaxed(val, base + USB_PHY_VBUS_SENSORS);
708 }
709 }
710
711 return utmip_pad_power_off(phy);
712}
713
714static void utmi_phy_preresume(struct tegra_usb_phy *phy)
715{
716 void __iomem *base = phy->regs;
717 u32 val;
718
719 val = readl_relaxed(base + UTMIP_TX_CFG0);
720 val |= UTMIP_HS_DISCON_DISABLE;
721 writel_relaxed(val, base + UTMIP_TX_CFG0);
722}
723
724static void utmi_phy_postresume(struct tegra_usb_phy *phy)
725{
726 void __iomem *base = phy->regs;
727 u32 val;
728
729 val = readl_relaxed(base + UTMIP_TX_CFG0);
730 val &= ~UTMIP_HS_DISCON_DISABLE;
731 writel_relaxed(val, base + UTMIP_TX_CFG0);
732}
733
734static void utmi_phy_restore_start(struct tegra_usb_phy *phy,
735 enum tegra_usb_phy_port_speed port_speed)
736{
737 void __iomem *base = phy->regs;
738 u32 val;
739
740 val = readl_relaxed(base + UTMIP_MISC_CFG0);
741 val &= ~UTMIP_DPDM_OBSERVE_SEL(~0);
742 if (port_speed == TEGRA_USB_PHY_PORT_SPEED_LOW)
743 val |= UTMIP_DPDM_OBSERVE_SEL_FS_K;
744 else
745 val |= UTMIP_DPDM_OBSERVE_SEL_FS_J;
746 writel_relaxed(val, base + UTMIP_MISC_CFG0);
747 usleep_range(1, 10);
748
749 val = readl_relaxed(base + UTMIP_MISC_CFG0);
750 val |= UTMIP_DPDM_OBSERVE;
751 writel_relaxed(val, base + UTMIP_MISC_CFG0);
752 usleep_range(10, 100);
753}
754
755static void utmi_phy_restore_end(struct tegra_usb_phy *phy)
756{
757 void __iomem *base = phy->regs;
758 u32 val;
759
760 val = readl_relaxed(base + UTMIP_MISC_CFG0);
761 val &= ~UTMIP_DPDM_OBSERVE;
762 writel_relaxed(val, base + UTMIP_MISC_CFG0);
763 usleep_range(10, 100);
764}
765
766static int ulpi_phy_power_on(struct tegra_usb_phy *phy)
767{
768 void __iomem *base = phy->regs;
769 u32 val;
770 int err;
771
772 gpiod_set_value_cansleep(phy->reset_gpio, 1);
773
774 err = clk_prepare_enable(phy->clk);
775 if (err)
776 return err;
777
778 usleep_range(5000, 6000);
779
780 gpiod_set_value_cansleep(phy->reset_gpio, 0);
781
782 usleep_range(1000, 2000);
783
784 val = readl_relaxed(base + USB_SUSP_CTRL);
785 val |= UHSIC_RESET;
786 writel_relaxed(val, base + USB_SUSP_CTRL);
787
788 val = readl_relaxed(base + ULPI_TIMING_CTRL_0);
789 val |= ULPI_OUTPUT_PINMUX_BYP | ULPI_CLKOUT_PINMUX_BYP;
790 writel_relaxed(val, base + ULPI_TIMING_CTRL_0);
791
792 val = readl_relaxed(base + USB_SUSP_CTRL);
793 val |= ULPI_PHY_ENABLE;
794 writel_relaxed(val, base + USB_SUSP_CTRL);
795
796 val = 0;
797 writel_relaxed(val, base + ULPI_TIMING_CTRL_1);
798
799 val |= ULPI_DATA_TRIMMER_SEL(4);
800 val |= ULPI_STPDIRNXT_TRIMMER_SEL(4);
801 val |= ULPI_DIR_TRIMMER_SEL(4);
802 writel_relaxed(val, base + ULPI_TIMING_CTRL_1);
803 usleep_range(10, 100);
804
805 val |= ULPI_DATA_TRIMMER_LOAD;
806 val |= ULPI_STPDIRNXT_TRIMMER_LOAD;
807 val |= ULPI_DIR_TRIMMER_LOAD;
808 writel_relaxed(val, base + ULPI_TIMING_CTRL_1);
809
810 /* Fix VbusInvalid due to floating VBUS */
811 err = usb_phy_io_write(phy->ulpi, 0x40, 0x08);
812 if (err) {
813 dev_err(phy->u_phy.dev, "ULPI write failed: %d\n", err);
814 goto disable_clk;
815 }
816
817 err = usb_phy_io_write(phy->ulpi, 0x80, 0x0B);
818 if (err) {
819 dev_err(phy->u_phy.dev, "ULPI write failed: %d\n", err);
820 goto disable_clk;
821 }
822
823 val = readl_relaxed(base + USB_SUSP_CTRL);
824 val |= USB_SUSP_CLR;
825 writel_relaxed(val, base + USB_SUSP_CTRL);
826 usleep_range(100, 1000);
827
828 val = readl_relaxed(base + USB_SUSP_CTRL);
829 val &= ~USB_SUSP_CLR;
830 writel_relaxed(val, base + USB_SUSP_CTRL);
831
832 return 0;
833
834disable_clk:
835 clk_disable_unprepare(phy->clk);
836
837 return err;
838}
839
840static int ulpi_phy_power_off(struct tegra_usb_phy *phy)
841{
842 gpiod_set_value_cansleep(phy->reset_gpio, 1);
843 usleep_range(5000, 6000);
844 clk_disable_unprepare(phy->clk);
845
846 /*
847 * Wakeup currently unimplemented for ULPI, thus PHY needs to be
848 * force-resumed.
849 */
850 if (WARN_ON_ONCE(phy->wakeup_enabled)) {
851 ulpi_phy_power_on(phy);
852 return -EOPNOTSUPP;
853 }
854
855 return 0;
856}
857
858static int tegra_usb_phy_power_on(struct tegra_usb_phy *phy)
859{
860 int err;
861
862 if (phy->powered_on)
863 return 0;
864
865 if (phy->is_ulpi_phy)
866 err = ulpi_phy_power_on(phy);
867 else
868 err = utmi_phy_power_on(phy);
869 if (err)
870 return err;
871
872 phy->powered_on = true;
873
874 /* Let PHY settle down */
875 usleep_range(2000, 2500);
876
877 return 0;
878}
879
880static int tegra_usb_phy_power_off(struct tegra_usb_phy *phy)
881{
882 int err;
883
884 if (!phy->powered_on)
885 return 0;
886
887 if (phy->is_ulpi_phy)
888 err = ulpi_phy_power_off(phy);
889 else
890 err = utmi_phy_power_off(phy);
891 if (err)
892 return err;
893
894 phy->powered_on = false;
895
896 return 0;
897}
898
899static void tegra_usb_phy_shutdown(struct usb_phy *u_phy)
900{
901 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
902
903 if (WARN_ON(!phy->freq))
904 return;
905
906 usb_phy_set_wakeup(u_phy, false);
907 tegra_usb_phy_power_off(phy);
908
909 if (!phy->is_ulpi_phy)
910 utmip_pad_close(phy);
911
912 regulator_disable(phy->vbus);
913 clk_disable_unprepare(phy->pll_u);
914
915 phy->freq = NULL;
916}
917
918static irqreturn_t tegra_usb_phy_isr(int irq, void *data)
919{
920 u32 val, int_mask = ID_CHG_DET | VBUS_WAKEUP_CHG_DET;
921 struct tegra_usb_phy *phy = data;
922 void __iomem *base = phy->regs;
923
924 /*
925 * The PHY interrupt also wakes the USB controller driver since
926 * interrupt is shared. We don't do anything in the PHY driver,
927 * so just clear the interrupt.
928 */
929 val = readl_relaxed(base + USB_PHY_VBUS_WAKEUP_ID);
930 writel_relaxed(val, base + USB_PHY_VBUS_WAKEUP_ID);
931
932 return val & int_mask ? IRQ_HANDLED : IRQ_NONE;
933}
934
935static int tegra_usb_phy_set_wakeup(struct usb_phy *u_phy, bool enable)
936{
937 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
938 void __iomem *base = phy->regs;
939 int ret = 0;
940 u32 val;
941
942 if (phy->wakeup_enabled && phy->mode != USB_DR_MODE_HOST &&
943 phy->irq > 0) {
944 disable_irq(phy->irq);
945
946 val = readl_relaxed(base + USB_PHY_VBUS_WAKEUP_ID);
947 val &= ~(ID_INT_EN | VBUS_WAKEUP_INT_EN);
948 writel_relaxed(val, base + USB_PHY_VBUS_WAKEUP_ID);
949
950 enable_irq(phy->irq);
951
952 free_irq(phy->irq, phy);
953
954 phy->wakeup_enabled = false;
955 }
956
957 if (enable && phy->mode != USB_DR_MODE_HOST && phy->irq > 0) {
958 ret = request_irq(phy->irq, tegra_usb_phy_isr, IRQF_SHARED,
959 dev_name(phy->u_phy.dev), phy);
960 if (!ret) {
961 disable_irq(phy->irq);
962
963 /*
964 * USB clock will be resumed once wake event will be
965 * generated. The ID-change event requires to have
966 * interrupts enabled, otherwise it won't be generated.
967 */
968 val = readl_relaxed(base + USB_PHY_VBUS_WAKEUP_ID);
969 val |= ID_INT_EN | VBUS_WAKEUP_INT_EN;
970 writel_relaxed(val, base + USB_PHY_VBUS_WAKEUP_ID);
971
972 enable_irq(phy->irq);
973 } else {
974 dev_err(phy->u_phy.dev,
975 "Failed to request interrupt: %d", ret);
976 enable = false;
977 }
978 }
979
980 phy->wakeup_enabled = enable;
981
982 return ret;
983}
984
985static int tegra_usb_phy_set_suspend(struct usb_phy *u_phy, int suspend)
986{
987 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
988 int ret;
989
990 if (WARN_ON(!phy->freq))
991 return -EINVAL;
992
993 /*
994 * PHY is sharing IRQ with the CI driver, hence here we either
995 * disable interrupt for both PHY and CI or for CI only. The
996 * interrupt needs to be disabled while hardware is reprogrammed
997 * because interrupt touches the programmed registers, and thus,
998 * there could be a race condition.
999 */
1000 if (phy->irq > 0)
1001 disable_irq(phy->irq);
1002
1003 if (suspend)
1004 ret = tegra_usb_phy_power_off(phy);
1005 else
1006 ret = tegra_usb_phy_power_on(phy);
1007
1008 if (phy->irq > 0)
1009 enable_irq(phy->irq);
1010
1011 return ret;
1012}
1013
1014static int tegra_usb_phy_configure_pmc(struct tegra_usb_phy *phy)
1015{
1016 int err, val = 0;
1017
1018 /* older device-trees don't have PMC regmap */
1019 if (!phy->pmc_regmap)
1020 return 0;
1021
1022 /*
1023 * Tegra20 has a different layout of PMC USB register bits and AO is
1024 * enabled by default after system reset on Tegra20, so assume nothing
1025 * to do on Tegra20.
1026 */
1027 if (!phy->soc_config->requires_pmc_ao_power_up)
1028 return 0;
1029
1030 /* enable VBUS wake-up detector */
1031 if (phy->mode != USB_DR_MODE_HOST)
1032 val |= VBUS_WAKEUP_PD_P0 << phy->instance * 4;
1033
1034 /* enable ID-pin ACC detector for OTG mode switching */
1035 if (phy->mode == USB_DR_MODE_OTG)
1036 val |= ID_PD_P0 << phy->instance * 4;
1037
1038 /* disable detectors to reset them */
1039 err = regmap_set_bits(phy->pmc_regmap, PMC_USB_AO, val);
1040 if (err) {
1041 dev_err(phy->u_phy.dev, "Failed to disable PMC AO: %d\n", err);
1042 return err;
1043 }
1044
1045 usleep_range(10, 100);
1046
1047 /* enable detectors */
1048 err = regmap_clear_bits(phy->pmc_regmap, PMC_USB_AO, val);
1049 if (err) {
1050 dev_err(phy->u_phy.dev, "Failed to enable PMC AO: %d\n", err);
1051 return err;
1052 }
1053
1054 /* detectors starts to work after 10ms */
1055 usleep_range(10000, 15000);
1056
1057 return 0;
1058}
1059
1060static int tegra_usb_phy_init(struct usb_phy *u_phy)
1061{
1062 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1063 unsigned long parent_rate;
1064 unsigned int i;
1065 int err;
1066
1067 if (WARN_ON(phy->freq))
1068 return 0;
1069
1070 err = clk_prepare_enable(phy->pll_u);
1071 if (err)
1072 return err;
1073
1074 parent_rate = clk_get_rate(clk_get_parent(phy->pll_u));
1075 for (i = 0; i < ARRAY_SIZE(tegra_freq_table); i++) {
1076 if (tegra_freq_table[i].freq == parent_rate) {
1077 phy->freq = &tegra_freq_table[i];
1078 break;
1079 }
1080 }
1081 if (!phy->freq) {
1082 dev_err(phy->u_phy.dev, "Invalid pll_u parent rate %ld\n",
1083 parent_rate);
1084 err = -EINVAL;
1085 goto disable_clk;
1086 }
1087
1088 err = regulator_enable(phy->vbus);
1089 if (err) {
1090 dev_err(phy->u_phy.dev,
1091 "Failed to enable USB VBUS regulator: %d\n", err);
1092 goto disable_clk;
1093 }
1094
1095 if (!phy->is_ulpi_phy) {
1096 err = utmip_pad_open(phy);
1097 if (err)
1098 goto disable_vbus;
1099 }
1100
1101 err = tegra_usb_phy_configure_pmc(phy);
1102 if (err)
1103 goto close_phy;
1104
1105 err = tegra_usb_phy_power_on(phy);
1106 if (err)
1107 goto close_phy;
1108
1109 return 0;
1110
1111close_phy:
1112 if (!phy->is_ulpi_phy)
1113 utmip_pad_close(phy);
1114
1115disable_vbus:
1116 regulator_disable(phy->vbus);
1117
1118disable_clk:
1119 clk_disable_unprepare(phy->pll_u);
1120
1121 phy->freq = NULL;
1122
1123 return err;
1124}
1125
1126void tegra_usb_phy_preresume(struct usb_phy *u_phy)
1127{
1128 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1129
1130 if (!phy->is_ulpi_phy)
1131 utmi_phy_preresume(phy);
1132}
1133EXPORT_SYMBOL_GPL(tegra_usb_phy_preresume);
1134
1135void tegra_usb_phy_postresume(struct usb_phy *u_phy)
1136{
1137 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1138
1139 if (!phy->is_ulpi_phy)
1140 utmi_phy_postresume(phy);
1141}
1142EXPORT_SYMBOL_GPL(tegra_usb_phy_postresume);
1143
1144void tegra_ehci_phy_restore_start(struct usb_phy *u_phy,
1145 enum tegra_usb_phy_port_speed port_speed)
1146{
1147 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1148
1149 if (!phy->is_ulpi_phy)
1150 utmi_phy_restore_start(phy, port_speed);
1151}
1152EXPORT_SYMBOL_GPL(tegra_ehci_phy_restore_start);
1153
1154void tegra_ehci_phy_restore_end(struct usb_phy *u_phy)
1155{
1156 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1157
1158 if (!phy->is_ulpi_phy)
1159 utmi_phy_restore_end(phy);
1160}
1161EXPORT_SYMBOL_GPL(tegra_ehci_phy_restore_end);
1162
1163static int read_utmi_param(struct platform_device *pdev, const char *param,
1164 u8 *dest)
1165{
1166 u32 value;
1167 int err;
1168
1169 err = of_property_read_u32(pdev->dev.of_node, param, &value);
1170 if (err)
1171 dev_err(&pdev->dev,
1172 "Failed to read USB UTMI parameter %s: %d\n",
1173 param, err);
1174 else
1175 *dest = value;
1176
1177 return err;
1178}
1179
1180static int utmi_phy_probe(struct tegra_usb_phy *tegra_phy,
1181 struct platform_device *pdev)
1182{
1183 struct tegra_utmip_config *config;
1184 struct resource *res;
1185 int err;
1186
1187 tegra_phy->is_ulpi_phy = false;
1188
1189 res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
1190 if (!res) {
1191 dev_err(&pdev->dev, "Failed to get UTMI pad regs\n");
1192 return -ENXIO;
1193 }
1194
1195 /*
1196 * Note that UTMI pad registers are shared by all PHYs, therefore
1197 * devm_platform_ioremap_resource() can't be used here.
1198 */
1199 tegra_phy->pad_regs = devm_ioremap(&pdev->dev, res->start,
1200 resource_size(res));
1201 if (!tegra_phy->pad_regs) {
1202 dev_err(&pdev->dev, "Failed to remap UTMI pad regs\n");
1203 return -ENOMEM;
1204 }
1205
1206 tegra_phy->config = devm_kzalloc(&pdev->dev, sizeof(*config),
1207 GFP_KERNEL);
1208 if (!tegra_phy->config)
1209 return -ENOMEM;
1210
1211 config = tegra_phy->config;
1212
1213 err = read_utmi_param(pdev, "nvidia,hssync-start-delay",
1214 &config->hssync_start_delay);
1215 if (err)
1216 return err;
1217
1218 err = read_utmi_param(pdev, "nvidia,elastic-limit",
1219 &config->elastic_limit);
1220 if (err)
1221 return err;
1222
1223 err = read_utmi_param(pdev, "nvidia,idle-wait-delay",
1224 &config->idle_wait_delay);
1225 if (err)
1226 return err;
1227
1228 err = read_utmi_param(pdev, "nvidia,term-range-adj",
1229 &config->term_range_adj);
1230 if (err)
1231 return err;
1232
1233 err = read_utmi_param(pdev, "nvidia,xcvr-lsfslew",
1234 &config->xcvr_lsfslew);
1235 if (err)
1236 return err;
1237
1238 err = read_utmi_param(pdev, "nvidia,xcvr-lsrslew",
1239 &config->xcvr_lsrslew);
1240 if (err)
1241 return err;
1242
1243 if (tegra_phy->soc_config->requires_extra_tuning_parameters) {
1244 err = read_utmi_param(pdev, "nvidia,xcvr-hsslew",
1245 &config->xcvr_hsslew);
1246 if (err)
1247 return err;
1248
1249 err = read_utmi_param(pdev, "nvidia,hssquelch-level",
1250 &config->hssquelch_level);
1251 if (err)
1252 return err;
1253
1254 err = read_utmi_param(pdev, "nvidia,hsdiscon-level",
1255 &config->hsdiscon_level);
1256 if (err)
1257 return err;
1258 }
1259
1260 config->xcvr_setup_use_fuses = of_property_read_bool(
1261 pdev->dev.of_node, "nvidia,xcvr-setup-use-fuses");
1262
1263 if (!config->xcvr_setup_use_fuses) {
1264 err = read_utmi_param(pdev, "nvidia,xcvr-setup",
1265 &config->xcvr_setup);
1266 if (err)
1267 return err;
1268 }
1269
1270 return 0;
1271}
1272
1273static void tegra_usb_phy_put_pmc_device(void *dev)
1274{
1275 put_device(dev);
1276}
1277
1278static int tegra_usb_phy_parse_pmc(struct device *dev,
1279 struct tegra_usb_phy *phy)
1280{
1281 struct platform_device *pmc_pdev;
1282 struct of_phandle_args args;
1283 int err;
1284
1285 err = of_parse_phandle_with_fixed_args(dev->of_node, "nvidia,pmc",
1286 1, 0, &args);
1287 if (err) {
1288 if (err != -ENOENT)
1289 return err;
1290
1291 dev_warn_once(dev, "nvidia,pmc is missing, please update your device-tree\n");
1292 return 0;
1293 }
1294
1295 pmc_pdev = of_find_device_by_node(args.np);
1296 of_node_put(args.np);
1297 if (!pmc_pdev)
1298 return -ENODEV;
1299
1300 err = devm_add_action_or_reset(dev, tegra_usb_phy_put_pmc_device,
1301 &pmc_pdev->dev);
1302 if (err)
1303 return err;
1304
1305 if (!platform_get_drvdata(pmc_pdev))
1306 return -EPROBE_DEFER;
1307
1308 phy->pmc_regmap = dev_get_regmap(&pmc_pdev->dev, "usb_sleepwalk");
1309 if (!phy->pmc_regmap)
1310 return -EINVAL;
1311
1312 phy->instance = args.args[0];
1313
1314 return 0;
1315}
1316
1317static const struct tegra_phy_soc_config tegra20_soc_config = {
1318 .utmi_pll_config_in_car_module = false,
1319 .has_hostpc = false,
1320 .requires_usbmode_setup = false,
1321 .requires_extra_tuning_parameters = false,
1322 .requires_pmc_ao_power_up = false,
1323};
1324
1325static const struct tegra_phy_soc_config tegra30_soc_config = {
1326 .utmi_pll_config_in_car_module = true,
1327 .has_hostpc = true,
1328 .requires_usbmode_setup = true,
1329 .requires_extra_tuning_parameters = true,
1330 .requires_pmc_ao_power_up = true,
1331};
1332
1333static const struct of_device_id tegra_usb_phy_id_table[] = {
1334 { .compatible = "nvidia,tegra30-usb-phy", .data = &tegra30_soc_config },
1335 { .compatible = "nvidia,tegra20-usb-phy", .data = &tegra20_soc_config },
1336 { },
1337};
1338MODULE_DEVICE_TABLE(of, tegra_usb_phy_id_table);
1339
1340static int tegra_usb_phy_probe(struct platform_device *pdev)
1341{
1342 struct device_node *np = pdev->dev.of_node;
1343 struct tegra_usb_phy *tegra_phy;
1344 enum usb_phy_interface phy_type;
1345 struct reset_control *reset;
1346 struct gpio_desc *gpiod;
1347 struct resource *res;
1348 struct usb_phy *phy;
1349 int err;
1350
1351 tegra_phy = devm_kzalloc(&pdev->dev, sizeof(*tegra_phy), GFP_KERNEL);
1352 if (!tegra_phy)
1353 return -ENOMEM;
1354
1355 tegra_phy->soc_config = of_device_get_match_data(&pdev->dev);
1356 tegra_phy->irq = platform_get_irq_optional(pdev, 0);
1357
1358 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1359 if (!res) {
1360 dev_err(&pdev->dev, "Failed to get I/O memory\n");
1361 return -ENXIO;
1362 }
1363
1364 /*
1365 * Note that PHY and USB controller are using shared registers,
1366 * therefore devm_platform_ioremap_resource() can't be used here.
1367 */
1368 tegra_phy->regs = devm_ioremap(&pdev->dev, res->start,
1369 resource_size(res));
1370 if (!tegra_phy->regs) {
1371 dev_err(&pdev->dev, "Failed to remap I/O memory\n");
1372 return -ENOMEM;
1373 }
1374
1375 tegra_phy->is_legacy_phy =
1376 of_property_read_bool(np, "nvidia,has-legacy-mode");
1377
1378 if (of_property_present(np, "dr_mode"))
1379 tegra_phy->mode = usb_get_dr_mode(&pdev->dev);
1380 else
1381 tegra_phy->mode = USB_DR_MODE_HOST;
1382
1383 if (tegra_phy->mode == USB_DR_MODE_UNKNOWN) {
1384 dev_err(&pdev->dev, "dr_mode is invalid\n");
1385 return -EINVAL;
1386 }
1387
1388 /* On some boards, the VBUS regulator doesn't need to be controlled */
1389 tegra_phy->vbus = devm_regulator_get(&pdev->dev, "vbus");
1390 if (IS_ERR(tegra_phy->vbus))
1391 return PTR_ERR(tegra_phy->vbus);
1392
1393 tegra_phy->pll_u = devm_clk_get(&pdev->dev, "pll_u");
1394 err = PTR_ERR_OR_ZERO(tegra_phy->pll_u);
1395 if (err) {
1396 dev_err(&pdev->dev, "Failed to get pll_u clock: %d\n", err);
1397 return err;
1398 }
1399
1400 err = tegra_usb_phy_parse_pmc(&pdev->dev, tegra_phy);
1401 if (err) {
1402 dev_err_probe(&pdev->dev, err, "Failed to get PMC regmap\n");
1403 return err;
1404 }
1405
1406 phy_type = of_usb_get_phy_mode(np);
1407 switch (phy_type) {
1408 case USBPHY_INTERFACE_MODE_UTMI:
1409 err = utmi_phy_probe(tegra_phy, pdev);
1410 if (err)
1411 return err;
1412
1413 tegra_phy->pad_clk = devm_clk_get(&pdev->dev, "utmi-pads");
1414 err = PTR_ERR_OR_ZERO(tegra_phy->pad_clk);
1415 if (err) {
1416 dev_err(&pdev->dev,
1417 "Failed to get UTMIP pad clock: %d\n", err);
1418 return err;
1419 }
1420
1421 reset = devm_reset_control_get_optional_shared(&pdev->dev,
1422 "utmi-pads");
1423 err = PTR_ERR_OR_ZERO(reset);
1424 if (err) {
1425 dev_err(&pdev->dev,
1426 "Failed to get UTMI-pads reset: %d\n", err);
1427 return err;
1428 }
1429 tegra_phy->pad_rst = reset;
1430 break;
1431
1432 case USBPHY_INTERFACE_MODE_ULPI:
1433 tegra_phy->is_ulpi_phy = true;
1434
1435 tegra_phy->clk = devm_clk_get(&pdev->dev, "ulpi-link");
1436 err = PTR_ERR_OR_ZERO(tegra_phy->clk);
1437 if (err) {
1438 dev_err(&pdev->dev,
1439 "Failed to get ULPI clock: %d\n", err);
1440 return err;
1441 }
1442
1443 gpiod = devm_gpiod_get(&pdev->dev, "nvidia,phy-reset",
1444 GPIOD_OUT_HIGH);
1445 err = PTR_ERR_OR_ZERO(gpiod);
1446 if (err) {
1447 dev_err(&pdev->dev,
1448 "Request failed for reset GPIO: %d\n", err);
1449 return err;
1450 }
1451
1452 err = gpiod_set_consumer_name(gpiod, "ulpi_phy_reset_b");
1453 if (err) {
1454 dev_err(&pdev->dev,
1455 "Failed to set up reset GPIO name: %d\n", err);
1456 return err;
1457 }
1458
1459 tegra_phy->reset_gpio = gpiod;
1460
1461 phy = devm_otg_ulpi_create(&pdev->dev,
1462 &ulpi_viewport_access_ops, 0);
1463 if (!phy) {
1464 dev_err(&pdev->dev, "Failed to create ULPI OTG\n");
1465 return -ENOMEM;
1466 }
1467
1468 tegra_phy->ulpi = phy;
1469 tegra_phy->ulpi->io_priv = tegra_phy->regs + ULPI_VIEWPORT;
1470 break;
1471
1472 default:
1473 dev_err(&pdev->dev, "phy_type %u is invalid or unsupported\n",
1474 phy_type);
1475 return -EINVAL;
1476 }
1477
1478 tegra_phy->u_phy.dev = &pdev->dev;
1479 tegra_phy->u_phy.init = tegra_usb_phy_init;
1480 tegra_phy->u_phy.shutdown = tegra_usb_phy_shutdown;
1481 tegra_phy->u_phy.set_wakeup = tegra_usb_phy_set_wakeup;
1482 tegra_phy->u_phy.set_suspend = tegra_usb_phy_set_suspend;
1483
1484 platform_set_drvdata(pdev, tegra_phy);
1485
1486 return usb_add_phy_dev(&tegra_phy->u_phy);
1487}
1488
1489static void tegra_usb_phy_remove(struct platform_device *pdev)
1490{
1491 struct tegra_usb_phy *tegra_phy = platform_get_drvdata(pdev);
1492
1493 usb_remove_phy(&tegra_phy->u_phy);
1494}
1495
1496static struct platform_driver tegra_usb_phy_driver = {
1497 .probe = tegra_usb_phy_probe,
1498 .remove_new = tegra_usb_phy_remove,
1499 .driver = {
1500 .name = "tegra-phy",
1501 .of_match_table = tegra_usb_phy_id_table,
1502 },
1503};
1504module_platform_driver(tegra_usb_phy_driver);
1505
1506MODULE_DESCRIPTION("Tegra USB PHY driver");
1507MODULE_LICENSE("GPL v2");
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2010 Google, Inc.
4 * Copyright (C) 2013 NVIDIA Corporation
5 *
6 * Author:
7 * Erik Gilling <konkers@google.com>
8 * Benoit Goby <benoit@android.com>
9 * Venu Byravarasu <vbyravarasu@nvidia.com>
10 */
11
12#include <linux/delay.h>
13#include <linux/err.h>
14#include <linux/export.h>
15#include <linux/gpio/consumer.h>
16#include <linux/iopoll.h>
17#include <linux/module.h>
18#include <linux/of.h>
19#include <linux/of_device.h>
20#include <linux/platform_device.h>
21#include <linux/resource.h>
22#include <linux/slab.h>
23#include <linux/spinlock.h>
24
25#include <linux/regulator/consumer.h>
26
27#include <linux/usb/ehci_def.h>
28#include <linux/usb/of.h>
29#include <linux/usb/tegra_usb_phy.h>
30#include <linux/usb/ulpi.h>
31
32#define ULPI_VIEWPORT 0x170
33
34/* PORTSC PTS/PHCD bits, Tegra20 only */
35#define TEGRA_USB_PORTSC1 0x184
36#define TEGRA_USB_PORTSC1_PTS(x) (((x) & 0x3) << 30)
37#define TEGRA_USB_PORTSC1_PHCD BIT(23)
38
39/* HOSTPC1 PTS/PHCD bits, Tegra30 and above */
40#define TEGRA_USB_HOSTPC1_DEVLC 0x1b4
41#define TEGRA_USB_HOSTPC1_DEVLC_PTS(x) (((x) & 0x7) << 29)
42#define TEGRA_USB_HOSTPC1_DEVLC_PHCD BIT(22)
43
44/* Bits of PORTSC1, which will get cleared by writing 1 into them */
45#define TEGRA_PORTSC1_RWC_BITS (PORT_CSC | PORT_PEC | PORT_OCC)
46
47#define USB_SUSP_CTRL 0x400
48#define USB_WAKE_ON_RESUME_EN BIT(2)
49#define USB_WAKE_ON_CNNT_EN_DEV BIT(3)
50#define USB_WAKE_ON_DISCON_EN_DEV BIT(4)
51#define USB_SUSP_CLR BIT(5)
52#define USB_PHY_CLK_VALID BIT(7)
53#define UTMIP_RESET BIT(11)
54#define UHSIC_RESET BIT(11)
55#define UTMIP_PHY_ENABLE BIT(12)
56#define ULPI_PHY_ENABLE BIT(13)
57#define USB_SUSP_SET BIT(14)
58#define USB_WAKEUP_DEBOUNCE_COUNT(x) (((x) & 0x7) << 16)
59
60#define USB_PHY_VBUS_SENSORS 0x404
61#define B_SESS_VLD_WAKEUP_EN BIT(14)
62#define A_SESS_VLD_WAKEUP_EN BIT(22)
63#define A_VBUS_VLD_WAKEUP_EN BIT(30)
64
65#define USB_PHY_VBUS_WAKEUP_ID 0x408
66#define VBUS_WAKEUP_STS BIT(10)
67#define VBUS_WAKEUP_WAKEUP_EN BIT(30)
68
69#define USB1_LEGACY_CTRL 0x410
70#define USB1_NO_LEGACY_MODE BIT(0)
71#define USB1_VBUS_SENSE_CTL_MASK (3 << 1)
72#define USB1_VBUS_SENSE_CTL_VBUS_WAKEUP (0 << 1)
73#define USB1_VBUS_SENSE_CTL_AB_SESS_VLD_OR_VBUS_WAKEUP \
74 (1 << 1)
75#define USB1_VBUS_SENSE_CTL_AB_SESS_VLD (2 << 1)
76#define USB1_VBUS_SENSE_CTL_A_SESS_VLD (3 << 1)
77
78#define ULPI_TIMING_CTRL_0 0x424
79#define ULPI_OUTPUT_PINMUX_BYP BIT(10)
80#define ULPI_CLKOUT_PINMUX_BYP BIT(11)
81
82#define ULPI_TIMING_CTRL_1 0x428
83#define ULPI_DATA_TRIMMER_LOAD BIT(0)
84#define ULPI_DATA_TRIMMER_SEL(x) (((x) & 0x7) << 1)
85#define ULPI_STPDIRNXT_TRIMMER_LOAD BIT(16)
86#define ULPI_STPDIRNXT_TRIMMER_SEL(x) (((x) & 0x7) << 17)
87#define ULPI_DIR_TRIMMER_LOAD BIT(24)
88#define ULPI_DIR_TRIMMER_SEL(x) (((x) & 0x7) << 25)
89
90#define UTMIP_PLL_CFG1 0x804
91#define UTMIP_XTAL_FREQ_COUNT(x) (((x) & 0xfff) << 0)
92#define UTMIP_PLLU_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 27)
93
94#define UTMIP_XCVR_CFG0 0x808
95#define UTMIP_XCVR_SETUP(x) (((x) & 0xf) << 0)
96#define UTMIP_XCVR_SETUP_MSB(x) ((((x) & 0x70) >> 4) << 22)
97#define UTMIP_XCVR_LSRSLEW(x) (((x) & 0x3) << 8)
98#define UTMIP_XCVR_LSFSLEW(x) (((x) & 0x3) << 10)
99#define UTMIP_FORCE_PD_POWERDOWN BIT(14)
100#define UTMIP_FORCE_PD2_POWERDOWN BIT(16)
101#define UTMIP_FORCE_PDZI_POWERDOWN BIT(18)
102#define UTMIP_XCVR_LSBIAS_SEL BIT(21)
103#define UTMIP_XCVR_HSSLEW(x) (((x) & 0x3) << 4)
104#define UTMIP_XCVR_HSSLEW_MSB(x) ((((x) & 0x1fc) >> 2) << 25)
105
106#define UTMIP_BIAS_CFG0 0x80c
107#define UTMIP_OTGPD BIT(11)
108#define UTMIP_BIASPD BIT(10)
109#define UTMIP_HSSQUELCH_LEVEL(x) (((x) & 0x3) << 0)
110#define UTMIP_HSDISCON_LEVEL(x) (((x) & 0x3) << 2)
111#define UTMIP_HSDISCON_LEVEL_MSB(x) ((((x) & 0x4) >> 2) << 24)
112
113#define UTMIP_HSRX_CFG0 0x810
114#define UTMIP_ELASTIC_LIMIT(x) (((x) & 0x1f) << 10)
115#define UTMIP_IDLE_WAIT(x) (((x) & 0x1f) << 15)
116
117#define UTMIP_HSRX_CFG1 0x814
118#define UTMIP_HS_SYNC_START_DLY(x) (((x) & 0x1f) << 1)
119
120#define UTMIP_TX_CFG0 0x820
121#define UTMIP_FS_PREABMLE_J BIT(19)
122#define UTMIP_HS_DISCON_DISABLE BIT(8)
123
124#define UTMIP_MISC_CFG0 0x824
125#define UTMIP_DPDM_OBSERVE BIT(26)
126#define UTMIP_DPDM_OBSERVE_SEL(x) (((x) & 0xf) << 27)
127#define UTMIP_DPDM_OBSERVE_SEL_FS_J UTMIP_DPDM_OBSERVE_SEL(0xf)
128#define UTMIP_DPDM_OBSERVE_SEL_FS_K UTMIP_DPDM_OBSERVE_SEL(0xe)
129#define UTMIP_DPDM_OBSERVE_SEL_FS_SE1 UTMIP_DPDM_OBSERVE_SEL(0xd)
130#define UTMIP_DPDM_OBSERVE_SEL_FS_SE0 UTMIP_DPDM_OBSERVE_SEL(0xc)
131#define UTMIP_SUSPEND_EXIT_ON_EDGE BIT(22)
132
133#define UTMIP_MISC_CFG1 0x828
134#define UTMIP_PLL_ACTIVE_DLY_COUNT(x) (((x) & 0x1f) << 18)
135#define UTMIP_PLLU_STABLE_COUNT(x) (((x) & 0xfff) << 6)
136
137#define UTMIP_DEBOUNCE_CFG0 0x82c
138#define UTMIP_BIAS_DEBOUNCE_A(x) (((x) & 0xffff) << 0)
139
140#define UTMIP_BAT_CHRG_CFG0 0x830
141#define UTMIP_PD_CHRG BIT(0)
142
143#define UTMIP_SPARE_CFG0 0x834
144#define FUSE_SETUP_SEL BIT(3)
145
146#define UTMIP_XCVR_CFG1 0x838
147#define UTMIP_FORCE_PDDISC_POWERDOWN BIT(0)
148#define UTMIP_FORCE_PDCHRP_POWERDOWN BIT(2)
149#define UTMIP_FORCE_PDDR_POWERDOWN BIT(4)
150#define UTMIP_XCVR_TERM_RANGE_ADJ(x) (((x) & 0xf) << 18)
151
152#define UTMIP_BIAS_CFG1 0x83c
153#define UTMIP_BIAS_PDTRK_COUNT(x) (((x) & 0x1f) << 3)
154
155/* For Tegra30 and above only, the address is different in Tegra20 */
156#define USB_USBMODE 0x1f8
157#define USB_USBMODE_MASK (3 << 0)
158#define USB_USBMODE_HOST (3 << 0)
159#define USB_USBMODE_DEVICE (2 << 0)
160
161static DEFINE_SPINLOCK(utmip_pad_lock);
162static unsigned int utmip_pad_count;
163
164struct tegra_xtal_freq {
165 unsigned int freq;
166 u8 enable_delay;
167 u8 stable_count;
168 u8 active_delay;
169 u8 xtal_freq_count;
170 u16 debounce;
171};
172
173static const struct tegra_xtal_freq tegra_freq_table[] = {
174 {
175 .freq = 12000000,
176 .enable_delay = 0x02,
177 .stable_count = 0x2F,
178 .active_delay = 0x04,
179 .xtal_freq_count = 0x76,
180 .debounce = 0x7530,
181 },
182 {
183 .freq = 13000000,
184 .enable_delay = 0x02,
185 .stable_count = 0x33,
186 .active_delay = 0x05,
187 .xtal_freq_count = 0x7F,
188 .debounce = 0x7EF4,
189 },
190 {
191 .freq = 19200000,
192 .enable_delay = 0x03,
193 .stable_count = 0x4B,
194 .active_delay = 0x06,
195 .xtal_freq_count = 0xBB,
196 .debounce = 0xBB80,
197 },
198 {
199 .freq = 26000000,
200 .enable_delay = 0x04,
201 .stable_count = 0x66,
202 .active_delay = 0x09,
203 .xtal_freq_count = 0xFE,
204 .debounce = 0xFDE8,
205 },
206};
207
208static inline struct tegra_usb_phy *to_tegra_usb_phy(struct usb_phy *u_phy)
209{
210 return container_of(u_phy, struct tegra_usb_phy, u_phy);
211}
212
213static void set_pts(struct tegra_usb_phy *phy, u8 pts_val)
214{
215 void __iomem *base = phy->regs;
216 u32 val;
217
218 if (phy->soc_config->has_hostpc) {
219 val = readl_relaxed(base + TEGRA_USB_HOSTPC1_DEVLC);
220 val &= ~TEGRA_USB_HOSTPC1_DEVLC_PTS(~0);
221 val |= TEGRA_USB_HOSTPC1_DEVLC_PTS(pts_val);
222 writel_relaxed(val, base + TEGRA_USB_HOSTPC1_DEVLC);
223 } else {
224 val = readl_relaxed(base + TEGRA_USB_PORTSC1);
225 val &= ~TEGRA_PORTSC1_RWC_BITS;
226 val &= ~TEGRA_USB_PORTSC1_PTS(~0);
227 val |= TEGRA_USB_PORTSC1_PTS(pts_val);
228 writel_relaxed(val, base + TEGRA_USB_PORTSC1);
229 }
230}
231
232static void set_phcd(struct tegra_usb_phy *phy, bool enable)
233{
234 void __iomem *base = phy->regs;
235 u32 val;
236
237 if (phy->soc_config->has_hostpc) {
238 val = readl_relaxed(base + TEGRA_USB_HOSTPC1_DEVLC);
239 if (enable)
240 val |= TEGRA_USB_HOSTPC1_DEVLC_PHCD;
241 else
242 val &= ~TEGRA_USB_HOSTPC1_DEVLC_PHCD;
243 writel_relaxed(val, base + TEGRA_USB_HOSTPC1_DEVLC);
244 } else {
245 val = readl_relaxed(base + TEGRA_USB_PORTSC1) & ~PORT_RWC_BITS;
246 if (enable)
247 val |= TEGRA_USB_PORTSC1_PHCD;
248 else
249 val &= ~TEGRA_USB_PORTSC1_PHCD;
250 writel_relaxed(val, base + TEGRA_USB_PORTSC1);
251 }
252}
253
254static int utmip_pad_open(struct tegra_usb_phy *phy)
255{
256 int ret;
257
258 ret = clk_prepare_enable(phy->pad_clk);
259 if (ret) {
260 dev_err(phy->u_phy.dev,
261 "Failed to enable UTMI-pads clock: %d\n", ret);
262 return ret;
263 }
264
265 spin_lock(&utmip_pad_lock);
266
267 ret = reset_control_deassert(phy->pad_rst);
268 if (ret) {
269 dev_err(phy->u_phy.dev,
270 "Failed to initialize UTMI-pads reset: %d\n", ret);
271 goto unlock;
272 }
273
274 ret = reset_control_assert(phy->pad_rst);
275 if (ret) {
276 dev_err(phy->u_phy.dev,
277 "Failed to assert UTMI-pads reset: %d\n", ret);
278 goto unlock;
279 }
280
281 udelay(1);
282
283 ret = reset_control_deassert(phy->pad_rst);
284 if (ret)
285 dev_err(phy->u_phy.dev,
286 "Failed to deassert UTMI-pads reset: %d\n", ret);
287unlock:
288 spin_unlock(&utmip_pad_lock);
289
290 clk_disable_unprepare(phy->pad_clk);
291
292 return ret;
293}
294
295static int utmip_pad_close(struct tegra_usb_phy *phy)
296{
297 int ret;
298
299 ret = clk_prepare_enable(phy->pad_clk);
300 if (ret) {
301 dev_err(phy->u_phy.dev,
302 "Failed to enable UTMI-pads clock: %d\n", ret);
303 return ret;
304 }
305
306 ret = reset_control_assert(phy->pad_rst);
307 if (ret)
308 dev_err(phy->u_phy.dev,
309 "Failed to assert UTMI-pads reset: %d\n", ret);
310
311 udelay(1);
312
313 clk_disable_unprepare(phy->pad_clk);
314
315 return ret;
316}
317
318static int utmip_pad_power_on(struct tegra_usb_phy *phy)
319{
320 struct tegra_utmip_config *config = phy->config;
321 void __iomem *base = phy->pad_regs;
322 u32 val;
323 int err;
324
325 err = clk_prepare_enable(phy->pad_clk);
326 if (err)
327 return err;
328
329 spin_lock(&utmip_pad_lock);
330
331 if (utmip_pad_count++ == 0) {
332 val = readl_relaxed(base + UTMIP_BIAS_CFG0);
333 val &= ~(UTMIP_OTGPD | UTMIP_BIASPD);
334
335 if (phy->soc_config->requires_extra_tuning_parameters) {
336 val &= ~(UTMIP_HSSQUELCH_LEVEL(~0) |
337 UTMIP_HSDISCON_LEVEL(~0) |
338 UTMIP_HSDISCON_LEVEL_MSB(~0));
339
340 val |= UTMIP_HSSQUELCH_LEVEL(config->hssquelch_level);
341 val |= UTMIP_HSDISCON_LEVEL(config->hsdiscon_level);
342 val |= UTMIP_HSDISCON_LEVEL_MSB(config->hsdiscon_level);
343 }
344 writel_relaxed(val, base + UTMIP_BIAS_CFG0);
345 }
346
347 if (phy->pad_wakeup) {
348 phy->pad_wakeup = false;
349 utmip_pad_count--;
350 }
351
352 spin_unlock(&utmip_pad_lock);
353
354 clk_disable_unprepare(phy->pad_clk);
355
356 return 0;
357}
358
359static int utmip_pad_power_off(struct tegra_usb_phy *phy)
360{
361 void __iomem *base = phy->pad_regs;
362 u32 val;
363 int ret;
364
365 ret = clk_prepare_enable(phy->pad_clk);
366 if (ret)
367 return ret;
368
369 spin_lock(&utmip_pad_lock);
370
371 if (!utmip_pad_count) {
372 dev_err(phy->u_phy.dev, "UTMIP pad already powered off\n");
373 ret = -EINVAL;
374 goto ulock;
375 }
376
377 /*
378 * In accordance to TRM, OTG and Bias pad circuits could be turned off
379 * to save power if wake is enabled, but the VBUS-change detection
380 * method is board-specific and these circuits may need to be enabled
381 * to generate wakeup event, hence we will just keep them both enabled.
382 */
383 if (phy->wakeup_enabled) {
384 phy->pad_wakeup = true;
385 utmip_pad_count++;
386 }
387
388 if (--utmip_pad_count == 0) {
389 val = readl_relaxed(base + UTMIP_BIAS_CFG0);
390 val |= UTMIP_OTGPD | UTMIP_BIASPD;
391 writel_relaxed(val, base + UTMIP_BIAS_CFG0);
392 }
393ulock:
394 spin_unlock(&utmip_pad_lock);
395
396 clk_disable_unprepare(phy->pad_clk);
397
398 return ret;
399}
400
401static int utmi_wait_register(void __iomem *reg, u32 mask, u32 result)
402{
403 u32 tmp;
404
405 return readl_relaxed_poll_timeout(reg, tmp, (tmp & mask) == result,
406 2000, 6000);
407}
408
409static void utmi_phy_clk_disable(struct tegra_usb_phy *phy)
410{
411 void __iomem *base = phy->regs;
412 u32 val;
413
414 /*
415 * The USB driver may have already initiated the phy clock
416 * disable so wait to see if the clock turns off and if not
417 * then proceed with gating the clock.
418 */
419 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID, 0) == 0)
420 return;
421
422 if (phy->is_legacy_phy) {
423 val = readl_relaxed(base + USB_SUSP_CTRL);
424 val |= USB_SUSP_SET;
425 writel_relaxed(val, base + USB_SUSP_CTRL);
426
427 usleep_range(10, 100);
428
429 val = readl_relaxed(base + USB_SUSP_CTRL);
430 val &= ~USB_SUSP_SET;
431 writel_relaxed(val, base + USB_SUSP_CTRL);
432 } else {
433 set_phcd(phy, true);
434 }
435
436 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID, 0))
437 dev_err(phy->u_phy.dev,
438 "Timeout waiting for PHY to stabilize on disable\n");
439}
440
441static void utmi_phy_clk_enable(struct tegra_usb_phy *phy)
442{
443 void __iomem *base = phy->regs;
444 u32 val;
445
446 /*
447 * The USB driver may have already initiated the phy clock
448 * enable so wait to see if the clock turns on and if not
449 * then proceed with ungating the clock.
450 */
451 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID,
452 USB_PHY_CLK_VALID) == 0)
453 return;
454
455 if (phy->is_legacy_phy) {
456 val = readl_relaxed(base + USB_SUSP_CTRL);
457 val |= USB_SUSP_CLR;
458 writel_relaxed(val, base + USB_SUSP_CTRL);
459
460 usleep_range(10, 100);
461
462 val = readl_relaxed(base + USB_SUSP_CTRL);
463 val &= ~USB_SUSP_CLR;
464 writel_relaxed(val, base + USB_SUSP_CTRL);
465 } else {
466 set_phcd(phy, false);
467 }
468
469 if (utmi_wait_register(base + USB_SUSP_CTRL, USB_PHY_CLK_VALID,
470 USB_PHY_CLK_VALID))
471 dev_err(phy->u_phy.dev,
472 "Timeout waiting for PHY to stabilize on enable\n");
473}
474
475static int utmi_phy_power_on(struct tegra_usb_phy *phy)
476{
477 struct tegra_utmip_config *config = phy->config;
478 void __iomem *base = phy->regs;
479 u32 val;
480 int err;
481
482 val = readl_relaxed(base + USB_SUSP_CTRL);
483 val |= UTMIP_RESET;
484 writel_relaxed(val, base + USB_SUSP_CTRL);
485
486 if (phy->is_legacy_phy) {
487 val = readl_relaxed(base + USB1_LEGACY_CTRL);
488 val |= USB1_NO_LEGACY_MODE;
489 writel_relaxed(val, base + USB1_LEGACY_CTRL);
490 }
491
492 val = readl_relaxed(base + UTMIP_TX_CFG0);
493 val |= UTMIP_FS_PREABMLE_J;
494 writel_relaxed(val, base + UTMIP_TX_CFG0);
495
496 val = readl_relaxed(base + UTMIP_HSRX_CFG0);
497 val &= ~(UTMIP_IDLE_WAIT(~0) | UTMIP_ELASTIC_LIMIT(~0));
498 val |= UTMIP_IDLE_WAIT(config->idle_wait_delay);
499 val |= UTMIP_ELASTIC_LIMIT(config->elastic_limit);
500 writel_relaxed(val, base + UTMIP_HSRX_CFG0);
501
502 val = readl_relaxed(base + UTMIP_HSRX_CFG1);
503 val &= ~UTMIP_HS_SYNC_START_DLY(~0);
504 val |= UTMIP_HS_SYNC_START_DLY(config->hssync_start_delay);
505 writel_relaxed(val, base + UTMIP_HSRX_CFG1);
506
507 val = readl_relaxed(base + UTMIP_DEBOUNCE_CFG0);
508 val &= ~UTMIP_BIAS_DEBOUNCE_A(~0);
509 val |= UTMIP_BIAS_DEBOUNCE_A(phy->freq->debounce);
510 writel_relaxed(val, base + UTMIP_DEBOUNCE_CFG0);
511
512 val = readl_relaxed(base + UTMIP_MISC_CFG0);
513 val &= ~UTMIP_SUSPEND_EXIT_ON_EDGE;
514 writel_relaxed(val, base + UTMIP_MISC_CFG0);
515
516 if (!phy->soc_config->utmi_pll_config_in_car_module) {
517 val = readl_relaxed(base + UTMIP_MISC_CFG1);
518 val &= ~(UTMIP_PLL_ACTIVE_DLY_COUNT(~0) |
519 UTMIP_PLLU_STABLE_COUNT(~0));
520 val |= UTMIP_PLL_ACTIVE_DLY_COUNT(phy->freq->active_delay) |
521 UTMIP_PLLU_STABLE_COUNT(phy->freq->stable_count);
522 writel_relaxed(val, base + UTMIP_MISC_CFG1);
523
524 val = readl_relaxed(base + UTMIP_PLL_CFG1);
525 val &= ~(UTMIP_XTAL_FREQ_COUNT(~0) |
526 UTMIP_PLLU_ENABLE_DLY_COUNT(~0));
527 val |= UTMIP_XTAL_FREQ_COUNT(phy->freq->xtal_freq_count) |
528 UTMIP_PLLU_ENABLE_DLY_COUNT(phy->freq->enable_delay);
529 writel_relaxed(val, base + UTMIP_PLL_CFG1);
530 }
531
532 val = readl_relaxed(base + USB_SUSP_CTRL);
533 val &= ~USB_WAKE_ON_RESUME_EN;
534 writel_relaxed(val, base + USB_SUSP_CTRL);
535
536 if (phy->mode == USB_DR_MODE_PERIPHERAL) {
537 val = readl_relaxed(base + USB_SUSP_CTRL);
538 val &= ~(USB_WAKE_ON_CNNT_EN_DEV | USB_WAKE_ON_DISCON_EN_DEV);
539 writel_relaxed(val, base + USB_SUSP_CTRL);
540
541 val = readl_relaxed(base + USB_PHY_VBUS_WAKEUP_ID);
542 val &= ~VBUS_WAKEUP_WAKEUP_EN;
543 writel_relaxed(val, base + USB_PHY_VBUS_WAKEUP_ID);
544
545 val = readl_relaxed(base + USB_PHY_VBUS_SENSORS);
546 val &= ~(A_VBUS_VLD_WAKEUP_EN | A_SESS_VLD_WAKEUP_EN);
547 val &= ~(B_SESS_VLD_WAKEUP_EN);
548 writel_relaxed(val, base + USB_PHY_VBUS_SENSORS);
549
550 val = readl_relaxed(base + UTMIP_BAT_CHRG_CFG0);
551 val &= ~UTMIP_PD_CHRG;
552 writel_relaxed(val, base + UTMIP_BAT_CHRG_CFG0);
553 } else {
554 val = readl_relaxed(base + UTMIP_BAT_CHRG_CFG0);
555 val |= UTMIP_PD_CHRG;
556 writel_relaxed(val, base + UTMIP_BAT_CHRG_CFG0);
557 }
558
559 err = utmip_pad_power_on(phy);
560 if (err)
561 return err;
562
563 val = readl_relaxed(base + UTMIP_XCVR_CFG0);
564 val &= ~(UTMIP_FORCE_PD_POWERDOWN | UTMIP_FORCE_PD2_POWERDOWN |
565 UTMIP_FORCE_PDZI_POWERDOWN | UTMIP_XCVR_LSBIAS_SEL |
566 UTMIP_XCVR_SETUP(~0) | UTMIP_XCVR_SETUP_MSB(~0) |
567 UTMIP_XCVR_LSFSLEW(~0) | UTMIP_XCVR_LSRSLEW(~0));
568
569 if (!config->xcvr_setup_use_fuses) {
570 val |= UTMIP_XCVR_SETUP(config->xcvr_setup);
571 val |= UTMIP_XCVR_SETUP_MSB(config->xcvr_setup);
572 }
573 val |= UTMIP_XCVR_LSFSLEW(config->xcvr_lsfslew);
574 val |= UTMIP_XCVR_LSRSLEW(config->xcvr_lsrslew);
575
576 if (phy->soc_config->requires_extra_tuning_parameters) {
577 val &= ~(UTMIP_XCVR_HSSLEW(~0) | UTMIP_XCVR_HSSLEW_MSB(~0));
578 val |= UTMIP_XCVR_HSSLEW(config->xcvr_hsslew);
579 val |= UTMIP_XCVR_HSSLEW_MSB(config->xcvr_hsslew);
580 }
581 writel_relaxed(val, base + UTMIP_XCVR_CFG0);
582
583 val = readl_relaxed(base + UTMIP_XCVR_CFG1);
584 val &= ~(UTMIP_FORCE_PDDISC_POWERDOWN | UTMIP_FORCE_PDCHRP_POWERDOWN |
585 UTMIP_FORCE_PDDR_POWERDOWN | UTMIP_XCVR_TERM_RANGE_ADJ(~0));
586 val |= UTMIP_XCVR_TERM_RANGE_ADJ(config->term_range_adj);
587 writel_relaxed(val, base + UTMIP_XCVR_CFG1);
588
589 val = readl_relaxed(base + UTMIP_BIAS_CFG1);
590 val &= ~UTMIP_BIAS_PDTRK_COUNT(~0);
591 val |= UTMIP_BIAS_PDTRK_COUNT(0x5);
592 writel_relaxed(val, base + UTMIP_BIAS_CFG1);
593
594 val = readl_relaxed(base + UTMIP_SPARE_CFG0);
595 if (config->xcvr_setup_use_fuses)
596 val |= FUSE_SETUP_SEL;
597 else
598 val &= ~FUSE_SETUP_SEL;
599 writel_relaxed(val, base + UTMIP_SPARE_CFG0);
600
601 if (!phy->is_legacy_phy) {
602 val = readl_relaxed(base + USB_SUSP_CTRL);
603 val |= UTMIP_PHY_ENABLE;
604 writel_relaxed(val, base + USB_SUSP_CTRL);
605 }
606
607 val = readl_relaxed(base + USB_SUSP_CTRL);
608 val &= ~UTMIP_RESET;
609 writel_relaxed(val, base + USB_SUSP_CTRL);
610
611 if (phy->is_legacy_phy) {
612 val = readl_relaxed(base + USB1_LEGACY_CTRL);
613 val &= ~USB1_VBUS_SENSE_CTL_MASK;
614 val |= USB1_VBUS_SENSE_CTL_A_SESS_VLD;
615 writel_relaxed(val, base + USB1_LEGACY_CTRL);
616
617 val = readl_relaxed(base + USB_SUSP_CTRL);
618 val &= ~USB_SUSP_SET;
619 writel_relaxed(val, base + USB_SUSP_CTRL);
620 }
621
622 utmi_phy_clk_enable(phy);
623
624 if (phy->soc_config->requires_usbmode_setup) {
625 val = readl_relaxed(base + USB_USBMODE);
626 val &= ~USB_USBMODE_MASK;
627 if (phy->mode == USB_DR_MODE_HOST)
628 val |= USB_USBMODE_HOST;
629 else
630 val |= USB_USBMODE_DEVICE;
631 writel_relaxed(val, base + USB_USBMODE);
632 }
633
634 if (!phy->is_legacy_phy)
635 set_pts(phy, 0);
636
637 return 0;
638}
639
640static int utmi_phy_power_off(struct tegra_usb_phy *phy)
641{
642 void __iomem *base = phy->regs;
643 u32 val;
644
645 /*
646 * Give hardware time to settle down after VBUS disconnection,
647 * otherwise PHY will immediately wake up from suspend.
648 */
649 if (phy->wakeup_enabled && phy->mode != USB_DR_MODE_HOST)
650 readl_relaxed_poll_timeout(base + USB_PHY_VBUS_WAKEUP_ID,
651 val, !(val & VBUS_WAKEUP_STS),
652 5000, 100000);
653
654 utmi_phy_clk_disable(phy);
655
656 /* PHY won't resume if reset is asserted */
657 if (!phy->wakeup_enabled) {
658 val = readl_relaxed(base + USB_SUSP_CTRL);
659 val |= UTMIP_RESET;
660 writel_relaxed(val, base + USB_SUSP_CTRL);
661 }
662
663 val = readl_relaxed(base + UTMIP_BAT_CHRG_CFG0);
664 val |= UTMIP_PD_CHRG;
665 writel_relaxed(val, base + UTMIP_BAT_CHRG_CFG0);
666
667 if (!phy->wakeup_enabled) {
668 val = readl_relaxed(base + UTMIP_XCVR_CFG0);
669 val |= UTMIP_FORCE_PD_POWERDOWN | UTMIP_FORCE_PD2_POWERDOWN |
670 UTMIP_FORCE_PDZI_POWERDOWN;
671 writel_relaxed(val, base + UTMIP_XCVR_CFG0);
672 }
673
674 val = readl_relaxed(base + UTMIP_XCVR_CFG1);
675 val |= UTMIP_FORCE_PDDISC_POWERDOWN | UTMIP_FORCE_PDCHRP_POWERDOWN |
676 UTMIP_FORCE_PDDR_POWERDOWN;
677 writel_relaxed(val, base + UTMIP_XCVR_CFG1);
678
679 if (phy->wakeup_enabled) {
680 val = readl_relaxed(base + USB_SUSP_CTRL);
681 val &= ~USB_WAKEUP_DEBOUNCE_COUNT(~0);
682 val |= USB_WAKEUP_DEBOUNCE_COUNT(5);
683 val |= USB_WAKE_ON_RESUME_EN;
684 writel_relaxed(val, base + USB_SUSP_CTRL);
685
686 /*
687 * Ask VBUS sensor to generate wake event once cable is
688 * connected.
689 */
690 if (phy->mode == USB_DR_MODE_PERIPHERAL) {
691 val = readl_relaxed(base + USB_PHY_VBUS_WAKEUP_ID);
692 val |= VBUS_WAKEUP_WAKEUP_EN;
693 writel_relaxed(val, base + USB_PHY_VBUS_WAKEUP_ID);
694
695 val = readl_relaxed(base + USB_PHY_VBUS_SENSORS);
696 val |= A_VBUS_VLD_WAKEUP_EN;
697 writel_relaxed(val, base + USB_PHY_VBUS_SENSORS);
698 }
699 }
700
701 return utmip_pad_power_off(phy);
702}
703
704static void utmi_phy_preresume(struct tegra_usb_phy *phy)
705{
706 void __iomem *base = phy->regs;
707 u32 val;
708
709 val = readl_relaxed(base + UTMIP_TX_CFG0);
710 val |= UTMIP_HS_DISCON_DISABLE;
711 writel_relaxed(val, base + UTMIP_TX_CFG0);
712}
713
714static void utmi_phy_postresume(struct tegra_usb_phy *phy)
715{
716 void __iomem *base = phy->regs;
717 u32 val;
718
719 val = readl_relaxed(base + UTMIP_TX_CFG0);
720 val &= ~UTMIP_HS_DISCON_DISABLE;
721 writel_relaxed(val, base + UTMIP_TX_CFG0);
722}
723
724static void utmi_phy_restore_start(struct tegra_usb_phy *phy,
725 enum tegra_usb_phy_port_speed port_speed)
726{
727 void __iomem *base = phy->regs;
728 u32 val;
729
730 val = readl_relaxed(base + UTMIP_MISC_CFG0);
731 val &= ~UTMIP_DPDM_OBSERVE_SEL(~0);
732 if (port_speed == TEGRA_USB_PHY_PORT_SPEED_LOW)
733 val |= UTMIP_DPDM_OBSERVE_SEL_FS_K;
734 else
735 val |= UTMIP_DPDM_OBSERVE_SEL_FS_J;
736 writel_relaxed(val, base + UTMIP_MISC_CFG0);
737 usleep_range(1, 10);
738
739 val = readl_relaxed(base + UTMIP_MISC_CFG0);
740 val |= UTMIP_DPDM_OBSERVE;
741 writel_relaxed(val, base + UTMIP_MISC_CFG0);
742 usleep_range(10, 100);
743}
744
745static void utmi_phy_restore_end(struct tegra_usb_phy *phy)
746{
747 void __iomem *base = phy->regs;
748 u32 val;
749
750 val = readl_relaxed(base + UTMIP_MISC_CFG0);
751 val &= ~UTMIP_DPDM_OBSERVE;
752 writel_relaxed(val, base + UTMIP_MISC_CFG0);
753 usleep_range(10, 100);
754}
755
756static int ulpi_phy_power_on(struct tegra_usb_phy *phy)
757{
758 void __iomem *base = phy->regs;
759 u32 val;
760 int err;
761
762 gpiod_set_value_cansleep(phy->reset_gpio, 1);
763
764 err = clk_prepare_enable(phy->clk);
765 if (err)
766 return err;
767
768 usleep_range(5000, 6000);
769
770 gpiod_set_value_cansleep(phy->reset_gpio, 0);
771
772 usleep_range(1000, 2000);
773
774 val = readl_relaxed(base + USB_SUSP_CTRL);
775 val |= UHSIC_RESET;
776 writel_relaxed(val, base + USB_SUSP_CTRL);
777
778 val = readl_relaxed(base + ULPI_TIMING_CTRL_0);
779 val |= ULPI_OUTPUT_PINMUX_BYP | ULPI_CLKOUT_PINMUX_BYP;
780 writel_relaxed(val, base + ULPI_TIMING_CTRL_0);
781
782 val = readl_relaxed(base + USB_SUSP_CTRL);
783 val |= ULPI_PHY_ENABLE;
784 writel_relaxed(val, base + USB_SUSP_CTRL);
785
786 val = 0;
787 writel_relaxed(val, base + ULPI_TIMING_CTRL_1);
788
789 val |= ULPI_DATA_TRIMMER_SEL(4);
790 val |= ULPI_STPDIRNXT_TRIMMER_SEL(4);
791 val |= ULPI_DIR_TRIMMER_SEL(4);
792 writel_relaxed(val, base + ULPI_TIMING_CTRL_1);
793 usleep_range(10, 100);
794
795 val |= ULPI_DATA_TRIMMER_LOAD;
796 val |= ULPI_STPDIRNXT_TRIMMER_LOAD;
797 val |= ULPI_DIR_TRIMMER_LOAD;
798 writel_relaxed(val, base + ULPI_TIMING_CTRL_1);
799
800 /* Fix VbusInvalid due to floating VBUS */
801 err = usb_phy_io_write(phy->ulpi, 0x40, 0x08);
802 if (err) {
803 dev_err(phy->u_phy.dev, "ULPI write failed: %d\n", err);
804 goto disable_clk;
805 }
806
807 err = usb_phy_io_write(phy->ulpi, 0x80, 0x0B);
808 if (err) {
809 dev_err(phy->u_phy.dev, "ULPI write failed: %d\n", err);
810 goto disable_clk;
811 }
812
813 val = readl_relaxed(base + USB_SUSP_CTRL);
814 val |= USB_SUSP_CLR;
815 writel_relaxed(val, base + USB_SUSP_CTRL);
816 usleep_range(100, 1000);
817
818 val = readl_relaxed(base + USB_SUSP_CTRL);
819 val &= ~USB_SUSP_CLR;
820 writel_relaxed(val, base + USB_SUSP_CTRL);
821
822 return 0;
823
824disable_clk:
825 clk_disable_unprepare(phy->clk);
826
827 return err;
828}
829
830static int ulpi_phy_power_off(struct tegra_usb_phy *phy)
831{
832 gpiod_set_value_cansleep(phy->reset_gpio, 1);
833 usleep_range(5000, 6000);
834 clk_disable_unprepare(phy->clk);
835
836 /*
837 * Wakeup currently unimplemented for ULPI, thus PHY needs to be
838 * force-resumed.
839 */
840 if (WARN_ON_ONCE(phy->wakeup_enabled)) {
841 ulpi_phy_power_on(phy);
842 return -EOPNOTSUPP;
843 }
844
845 return 0;
846}
847
848static int tegra_usb_phy_power_on(struct tegra_usb_phy *phy)
849{
850 int err;
851
852 if (phy->powered_on)
853 return 0;
854
855 if (phy->is_ulpi_phy)
856 err = ulpi_phy_power_on(phy);
857 else
858 err = utmi_phy_power_on(phy);
859 if (err)
860 return err;
861
862 phy->powered_on = true;
863
864 /* Let PHY settle down */
865 usleep_range(2000, 2500);
866
867 return 0;
868}
869
870static int tegra_usb_phy_power_off(struct tegra_usb_phy *phy)
871{
872 int err;
873
874 if (!phy->powered_on)
875 return 0;
876
877 if (phy->is_ulpi_phy)
878 err = ulpi_phy_power_off(phy);
879 else
880 err = utmi_phy_power_off(phy);
881 if (err)
882 return err;
883
884 phy->powered_on = false;
885
886 return 0;
887}
888
889static void tegra_usb_phy_shutdown(struct usb_phy *u_phy)
890{
891 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
892
893 if (WARN_ON(!phy->freq))
894 return;
895
896 tegra_usb_phy_power_off(phy);
897
898 if (!phy->is_ulpi_phy)
899 utmip_pad_close(phy);
900
901 regulator_disable(phy->vbus);
902 clk_disable_unprepare(phy->pll_u);
903
904 phy->freq = NULL;
905}
906
907static int tegra_usb_phy_set_wakeup(struct usb_phy *u_phy, bool enable)
908{
909 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
910
911 phy->wakeup_enabled = enable;
912
913 return 0;
914}
915
916static int tegra_usb_phy_set_suspend(struct usb_phy *u_phy, int suspend)
917{
918 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
919
920 if (WARN_ON(!phy->freq))
921 return -EINVAL;
922
923 if (suspend)
924 return tegra_usb_phy_power_off(phy);
925 else
926 return tegra_usb_phy_power_on(phy);
927}
928
929static int tegra_usb_phy_init(struct usb_phy *u_phy)
930{
931 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
932 unsigned long parent_rate;
933 unsigned int i;
934 int err;
935
936 if (WARN_ON(phy->freq))
937 return 0;
938
939 err = clk_prepare_enable(phy->pll_u);
940 if (err)
941 return err;
942
943 parent_rate = clk_get_rate(clk_get_parent(phy->pll_u));
944 for (i = 0; i < ARRAY_SIZE(tegra_freq_table); i++) {
945 if (tegra_freq_table[i].freq == parent_rate) {
946 phy->freq = &tegra_freq_table[i];
947 break;
948 }
949 }
950 if (!phy->freq) {
951 dev_err(phy->u_phy.dev, "Invalid pll_u parent rate %ld\n",
952 parent_rate);
953 err = -EINVAL;
954 goto disable_clk;
955 }
956
957 err = regulator_enable(phy->vbus);
958 if (err) {
959 dev_err(phy->u_phy.dev,
960 "Failed to enable USB VBUS regulator: %d\n", err);
961 goto disable_clk;
962 }
963
964 if (!phy->is_ulpi_phy) {
965 err = utmip_pad_open(phy);
966 if (err)
967 goto disable_vbus;
968 }
969
970 err = tegra_usb_phy_power_on(phy);
971 if (err)
972 goto close_phy;
973
974 return 0;
975
976close_phy:
977 if (!phy->is_ulpi_phy)
978 utmip_pad_close(phy);
979
980disable_vbus:
981 regulator_disable(phy->vbus);
982
983disable_clk:
984 clk_disable_unprepare(phy->pll_u);
985
986 phy->freq = NULL;
987
988 return err;
989}
990
991void tegra_usb_phy_preresume(struct usb_phy *u_phy)
992{
993 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
994
995 if (!phy->is_ulpi_phy)
996 utmi_phy_preresume(phy);
997}
998EXPORT_SYMBOL_GPL(tegra_usb_phy_preresume);
999
1000void tegra_usb_phy_postresume(struct usb_phy *u_phy)
1001{
1002 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1003
1004 if (!phy->is_ulpi_phy)
1005 utmi_phy_postresume(phy);
1006}
1007EXPORT_SYMBOL_GPL(tegra_usb_phy_postresume);
1008
1009void tegra_ehci_phy_restore_start(struct usb_phy *u_phy,
1010 enum tegra_usb_phy_port_speed port_speed)
1011{
1012 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1013
1014 if (!phy->is_ulpi_phy)
1015 utmi_phy_restore_start(phy, port_speed);
1016}
1017EXPORT_SYMBOL_GPL(tegra_ehci_phy_restore_start);
1018
1019void tegra_ehci_phy_restore_end(struct usb_phy *u_phy)
1020{
1021 struct tegra_usb_phy *phy = to_tegra_usb_phy(u_phy);
1022
1023 if (!phy->is_ulpi_phy)
1024 utmi_phy_restore_end(phy);
1025}
1026EXPORT_SYMBOL_GPL(tegra_ehci_phy_restore_end);
1027
1028static int read_utmi_param(struct platform_device *pdev, const char *param,
1029 u8 *dest)
1030{
1031 u32 value;
1032 int err;
1033
1034 err = of_property_read_u32(pdev->dev.of_node, param, &value);
1035 if (err)
1036 dev_err(&pdev->dev,
1037 "Failed to read USB UTMI parameter %s: %d\n",
1038 param, err);
1039 else
1040 *dest = value;
1041
1042 return err;
1043}
1044
1045static int utmi_phy_probe(struct tegra_usb_phy *tegra_phy,
1046 struct platform_device *pdev)
1047{
1048 struct tegra_utmip_config *config;
1049 struct resource *res;
1050 int err;
1051
1052 tegra_phy->is_ulpi_phy = false;
1053
1054 res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
1055 if (!res) {
1056 dev_err(&pdev->dev, "Failed to get UTMI pad regs\n");
1057 return -ENXIO;
1058 }
1059
1060 /*
1061 * Note that UTMI pad registers are shared by all PHYs, therefore
1062 * devm_platform_ioremap_resource() can't be used here.
1063 */
1064 tegra_phy->pad_regs = devm_ioremap(&pdev->dev, res->start,
1065 resource_size(res));
1066 if (!tegra_phy->pad_regs) {
1067 dev_err(&pdev->dev, "Failed to remap UTMI pad regs\n");
1068 return -ENOMEM;
1069 }
1070
1071 tegra_phy->config = devm_kzalloc(&pdev->dev, sizeof(*config),
1072 GFP_KERNEL);
1073 if (!tegra_phy->config)
1074 return -ENOMEM;
1075
1076 config = tegra_phy->config;
1077
1078 err = read_utmi_param(pdev, "nvidia,hssync-start-delay",
1079 &config->hssync_start_delay);
1080 if (err)
1081 return err;
1082
1083 err = read_utmi_param(pdev, "nvidia,elastic-limit",
1084 &config->elastic_limit);
1085 if (err)
1086 return err;
1087
1088 err = read_utmi_param(pdev, "nvidia,idle-wait-delay",
1089 &config->idle_wait_delay);
1090 if (err)
1091 return err;
1092
1093 err = read_utmi_param(pdev, "nvidia,term-range-adj",
1094 &config->term_range_adj);
1095 if (err)
1096 return err;
1097
1098 err = read_utmi_param(pdev, "nvidia,xcvr-lsfslew",
1099 &config->xcvr_lsfslew);
1100 if (err)
1101 return err;
1102
1103 err = read_utmi_param(pdev, "nvidia,xcvr-lsrslew",
1104 &config->xcvr_lsrslew);
1105 if (err)
1106 return err;
1107
1108 if (tegra_phy->soc_config->requires_extra_tuning_parameters) {
1109 err = read_utmi_param(pdev, "nvidia,xcvr-hsslew",
1110 &config->xcvr_hsslew);
1111 if (err)
1112 return err;
1113
1114 err = read_utmi_param(pdev, "nvidia,hssquelch-level",
1115 &config->hssquelch_level);
1116 if (err)
1117 return err;
1118
1119 err = read_utmi_param(pdev, "nvidia,hsdiscon-level",
1120 &config->hsdiscon_level);
1121 if (err)
1122 return err;
1123 }
1124
1125 config->xcvr_setup_use_fuses = of_property_read_bool(
1126 pdev->dev.of_node, "nvidia,xcvr-setup-use-fuses");
1127
1128 if (!config->xcvr_setup_use_fuses) {
1129 err = read_utmi_param(pdev, "nvidia,xcvr-setup",
1130 &config->xcvr_setup);
1131 if (err)
1132 return err;
1133 }
1134
1135 return 0;
1136}
1137
1138static const struct tegra_phy_soc_config tegra20_soc_config = {
1139 .utmi_pll_config_in_car_module = false,
1140 .has_hostpc = false,
1141 .requires_usbmode_setup = false,
1142 .requires_extra_tuning_parameters = false,
1143};
1144
1145static const struct tegra_phy_soc_config tegra30_soc_config = {
1146 .utmi_pll_config_in_car_module = true,
1147 .has_hostpc = true,
1148 .requires_usbmode_setup = true,
1149 .requires_extra_tuning_parameters = true,
1150};
1151
1152static const struct of_device_id tegra_usb_phy_id_table[] = {
1153 { .compatible = "nvidia,tegra30-usb-phy", .data = &tegra30_soc_config },
1154 { .compatible = "nvidia,tegra20-usb-phy", .data = &tegra20_soc_config },
1155 { },
1156};
1157MODULE_DEVICE_TABLE(of, tegra_usb_phy_id_table);
1158
1159static int tegra_usb_phy_probe(struct platform_device *pdev)
1160{
1161 struct device_node *np = pdev->dev.of_node;
1162 struct tegra_usb_phy *tegra_phy;
1163 enum usb_phy_interface phy_type;
1164 struct reset_control *reset;
1165 struct gpio_desc *gpiod;
1166 struct resource *res;
1167 struct usb_phy *phy;
1168 int err;
1169
1170 tegra_phy = devm_kzalloc(&pdev->dev, sizeof(*tegra_phy), GFP_KERNEL);
1171 if (!tegra_phy)
1172 return -ENOMEM;
1173
1174 tegra_phy->soc_config = of_device_get_match_data(&pdev->dev);
1175
1176 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1177 if (!res) {
1178 dev_err(&pdev->dev, "Failed to get I/O memory\n");
1179 return -ENXIO;
1180 }
1181
1182 /*
1183 * Note that PHY and USB controller are using shared registers,
1184 * therefore devm_platform_ioremap_resource() can't be used here.
1185 */
1186 tegra_phy->regs = devm_ioremap(&pdev->dev, res->start,
1187 resource_size(res));
1188 if (!tegra_phy->regs) {
1189 dev_err(&pdev->dev, "Failed to remap I/O memory\n");
1190 return -ENOMEM;
1191 }
1192
1193 tegra_phy->is_legacy_phy =
1194 of_property_read_bool(np, "nvidia,has-legacy-mode");
1195
1196 if (of_find_property(np, "dr_mode", NULL))
1197 tegra_phy->mode = usb_get_dr_mode(&pdev->dev);
1198 else
1199 tegra_phy->mode = USB_DR_MODE_HOST;
1200
1201 if (tegra_phy->mode == USB_DR_MODE_UNKNOWN) {
1202 dev_err(&pdev->dev, "dr_mode is invalid\n");
1203 return -EINVAL;
1204 }
1205
1206 /* On some boards, the VBUS regulator doesn't need to be controlled */
1207 tegra_phy->vbus = devm_regulator_get(&pdev->dev, "vbus");
1208 if (IS_ERR(tegra_phy->vbus))
1209 return PTR_ERR(tegra_phy->vbus);
1210
1211 tegra_phy->pll_u = devm_clk_get(&pdev->dev, "pll_u");
1212 err = PTR_ERR_OR_ZERO(tegra_phy->pll_u);
1213 if (err) {
1214 dev_err(&pdev->dev, "Failed to get pll_u clock: %d\n", err);
1215 return err;
1216 }
1217
1218 phy_type = of_usb_get_phy_mode(np);
1219 switch (phy_type) {
1220 case USBPHY_INTERFACE_MODE_UTMI:
1221 err = utmi_phy_probe(tegra_phy, pdev);
1222 if (err)
1223 return err;
1224
1225 tegra_phy->pad_clk = devm_clk_get(&pdev->dev, "utmi-pads");
1226 err = PTR_ERR_OR_ZERO(tegra_phy->pad_clk);
1227 if (err) {
1228 dev_err(&pdev->dev,
1229 "Failed to get UTMIP pad clock: %d\n", err);
1230 return err;
1231 }
1232
1233 reset = devm_reset_control_get_optional_shared(&pdev->dev,
1234 "utmi-pads");
1235 err = PTR_ERR_OR_ZERO(reset);
1236 if (err) {
1237 dev_err(&pdev->dev,
1238 "Failed to get UTMI-pads reset: %d\n", err);
1239 return err;
1240 }
1241 tegra_phy->pad_rst = reset;
1242 break;
1243
1244 case USBPHY_INTERFACE_MODE_ULPI:
1245 tegra_phy->is_ulpi_phy = true;
1246
1247 tegra_phy->clk = devm_clk_get(&pdev->dev, "ulpi-link");
1248 err = PTR_ERR_OR_ZERO(tegra_phy->clk);
1249 if (err) {
1250 dev_err(&pdev->dev,
1251 "Failed to get ULPI clock: %d\n", err);
1252 return err;
1253 }
1254
1255 gpiod = devm_gpiod_get_from_of_node(&pdev->dev, np,
1256 "nvidia,phy-reset-gpio",
1257 0, GPIOD_OUT_HIGH,
1258 "ulpi_phy_reset_b");
1259 err = PTR_ERR_OR_ZERO(gpiod);
1260 if (err) {
1261 dev_err(&pdev->dev,
1262 "Request failed for reset GPIO: %d\n", err);
1263 return err;
1264 }
1265 tegra_phy->reset_gpio = gpiod;
1266
1267 phy = devm_otg_ulpi_create(&pdev->dev,
1268 &ulpi_viewport_access_ops, 0);
1269 if (!phy) {
1270 dev_err(&pdev->dev, "Failed to create ULPI OTG\n");
1271 return -ENOMEM;
1272 }
1273
1274 tegra_phy->ulpi = phy;
1275 tegra_phy->ulpi->io_priv = tegra_phy->regs + ULPI_VIEWPORT;
1276 break;
1277
1278 default:
1279 dev_err(&pdev->dev, "phy_type %u is invalid or unsupported\n",
1280 phy_type);
1281 return -EINVAL;
1282 }
1283
1284 tegra_phy->u_phy.dev = &pdev->dev;
1285 tegra_phy->u_phy.init = tegra_usb_phy_init;
1286 tegra_phy->u_phy.shutdown = tegra_usb_phy_shutdown;
1287 tegra_phy->u_phy.set_wakeup = tegra_usb_phy_set_wakeup;
1288 tegra_phy->u_phy.set_suspend = tegra_usb_phy_set_suspend;
1289
1290 platform_set_drvdata(pdev, tegra_phy);
1291
1292 return usb_add_phy_dev(&tegra_phy->u_phy);
1293}
1294
1295static int tegra_usb_phy_remove(struct platform_device *pdev)
1296{
1297 struct tegra_usb_phy *tegra_phy = platform_get_drvdata(pdev);
1298
1299 usb_remove_phy(&tegra_phy->u_phy);
1300
1301 return 0;
1302}
1303
1304static struct platform_driver tegra_usb_phy_driver = {
1305 .probe = tegra_usb_phy_probe,
1306 .remove = tegra_usb_phy_remove,
1307 .driver = {
1308 .name = "tegra-phy",
1309 .of_match_table = tegra_usb_phy_id_table,
1310 },
1311};
1312module_platform_driver(tegra_usb_phy_driver);
1313
1314MODULE_DESCRIPTION("Tegra USB PHY driver");
1315MODULE_LICENSE("GPL v2");