Linux Audio

Check our new training course

Loading...
v6.8
  1# SPDX-License-Identifier: GPL-2.0
  2
  3menu "DesignWare-based PCIe controllers"
  4	depends on PCI
  5
  6config PCIE_DW
  7	bool
  8
  9config PCIE_DW_HOST
 10	bool
 
 11	select PCIE_DW
 12
 13config PCIE_DW_EP
 14	bool
 
 15	select PCIE_DW
 16
 17config PCIE_AL
 18	bool "Amazon Annapurna Labs PCIe controller"
 19	depends on OF && (ARM64 || COMPILE_TEST)
 20	depends on PCI_MSI
 
 
 
 
 21	select PCIE_DW_HOST
 22	select PCI_ECAM
 
 23	help
 24	  Say Y here to enable support of the Amazon's Annapurna Labs PCIe
 25	  controller IP on Amazon SoCs. The PCIe controller uses the DesignWare
 26	  core plus Annapurna Labs proprietary hardware wrappers. This is
 27	  required only for DT-based platforms. ACPI platforms with the
 28	  Annapurna Labs PCIe controller don't need to enable this.
 
 29
 30config PCI_MESON
 31	tristate "Amlogic Meson PCIe controller"
 32	default m if ARCH_MESON
 33	depends on PCI_MSI
 34	select PCIE_DW_HOST
 
 
 35	help
 36	  Say Y here if you want to enable PCI controller support on Amlogic
 37	  SoCs. The PCI controller on Amlogic is based on DesignWare hardware
 38	  and therefore the driver re-uses the DesignWare core functions to
 39	  implement the driver.
 
 
 40
 41config PCIE_ARTPEC6
 42	bool
 43
 44config PCIE_ARTPEC6_HOST
 45	bool "Axis ARTPEC-6 PCIe controller (host mode)"
 46	depends on MACH_ARTPEC6 || COMPILE_TEST
 47	depends on PCI_MSI
 48	select PCIE_DW_HOST
 49	select PCIE_ARTPEC6
 50	help
 51	  Enables support for the PCIe controller in the ARTPEC-6 SoC to work in
 52	  host mode. This uses the DesignWare core.
 
 
 
 
 
 53
 54config PCIE_ARTPEC6_EP
 55	bool "Axis ARTPEC-6 PCIe controller (endpoint mode)"
 56	depends on MACH_ARTPEC6 || COMPILE_TEST
 57	depends on PCI_ENDPOINT
 58	select PCIE_DW_EP
 59	select PCIE_ARTPEC6
 60	help
 61	  Enables support for the PCIe controller in the ARTPEC-6 SoC to work in
 62	  endpoint mode. This uses the DesignWare core.
 
 
 
 
 
 63
 64config PCIE_BT1
 65	tristate "Baikal-T1 PCIe controller"
 66	depends on MIPS_BAIKAL_T1 || COMPILE_TEST
 67	depends on PCI_MSI
 68	select PCIE_DW_HOST
 69	help
 70	  Enables support for the PCIe controller in the Baikal-T1 SoC to work
 71	  in host mode. It's based on the Synopsys DWC PCIe v4.60a IP-core.
 
 
 72
 73config PCI_IMX6
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 74	bool
 75
 76config PCI_IMX6_HOST
 77	bool "Freescale i.MX6/7/8 PCIe controller (host mode)"
 78	depends on ARCH_MXC || COMPILE_TEST
 79	depends on PCI_MSI
 80	select PCIE_DW_HOST
 81	select PCI_IMX6
 82	help
 83	  Enables support for the PCIe controller in the i.MX SoCs to
 84	  work in Root Complex mode. The PCI controller on i.MX is based
 85	  on DesignWare hardware and therefore the driver re-uses the
 86	  DesignWare core functions to implement the driver.
 87
 88config PCI_IMX6_EP
 89	bool "Freescale i.MX6/7/8 PCIe controller (endpoint mode)"
 90	depends on ARCH_MXC || COMPILE_TEST
 91	depends on PCI_ENDPOINT
 92	select PCIE_DW_EP
 93	select PCI_IMX6
 94	help
 95	  Enables support for the PCIe controller in the i.MX SoCs to
 96	  work in endpoint mode. The PCI controller on i.MX is based
 97	  on DesignWare hardware and therefore the driver re-uses the
 98	  DesignWare core functions to implement the driver.
 99
100config PCI_LAYERSCAPE
101	bool "Freescale Layerscape PCIe controller (host mode)"
102	depends on OF && (ARM || ARCH_LAYERSCAPE || COMPILE_TEST)
103	depends on PCI_MSI
104	select PCIE_DW_HOST
105	select MFD_SYSCON
 
106	help
107	  Say Y here if you want to enable PCIe controller support on Layerscape
108	  SoCs to work in Host mode.
109	  This controller can work either as EP or RC. The RCW[HOST_AGT_PEX]
110	  determines which PCIe controller works in EP mode and which PCIe
111	  controller works in RC mode.
112
113config PCI_LAYERSCAPE_EP
114	bool "Freescale Layerscape PCIe controller (endpoint mode)"
115	depends on OF && (ARM || ARCH_LAYERSCAPE || COMPILE_TEST)
116	depends on PCI_ENDPOINT
117	select PCIE_DW_EP
118	help
119	  Say Y here if you want to enable PCIe controller support on Layerscape
120	  SoCs to work in Endpoint mode.
121	  This controller can work either as EP or RC. The RCW[HOST_AGT_PEX]
122	  determines which PCIe controller works in EP mode and which PCIe
123	  controller works in RC mode.
124
125config PCI_HISI
126	depends on OF && (ARM64 || COMPILE_TEST)
127	bool "HiSilicon Hip05 and Hip06 SoCs PCIe controller"
128	depends on PCI_MSI
129	select PCIE_DW_HOST
130	select PCI_HOST_COMMON
131	help
132	  Say Y here if you want PCIe controller support on HiSilicon
133	  Hip05 and Hip06 SoCs
134
135config PCIE_KIRIN
136	depends on OF && (ARM64 || COMPILE_TEST)
137	tristate "HiSilicon Kirin PCIe controller"
138	depends on PCI_MSI
139	select PCIE_DW_HOST
140	select REGMAP_MMIO
141	help
142	  Say Y here if you want PCIe controller support
143	  on HiSilicon Kirin series SoCs.
 
144
145config PCIE_HISI_STB
146	bool "HiSilicon STB PCIe controller"
147	depends on ARCH_HISI || COMPILE_TEST
148	depends on PCI_MSI
149	select PCIE_DW_HOST
150	help
151	  Say Y here if you want PCIe controller support on HiSilicon STB SoCs
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
152
153config PCIE_INTEL_GW
154	bool "Intel Gateway PCIe controller "
155	depends on OF && (X86 || COMPILE_TEST)
156	depends on PCI_MSI
157	select PCIE_DW_HOST
158	help
159	  Say 'Y' here to enable PCIe Host controller support on Intel
160	  Gateway SoCs.
161	  The PCIe controller uses the DesignWare core plus Intel-specific
162	  hardware wrappers.
163
164config PCIE_KEEMBAY
165	bool
 
 
 
 
 
 
166
167config PCIE_KEEMBAY_HOST
168	bool "Intel Keem Bay PCIe controller (host mode)"
169	depends on ARCH_KEEMBAY || COMPILE_TEST
170	depends on PCI_MSI
171	select PCIE_DW_HOST
172	select PCIE_KEEMBAY
173	help
174	  Say 'Y' here to enable support for the PCIe controller in Keem Bay
175	  to work in host mode.
176	  The PCIe controller is based on DesignWare Hardware and uses
177	  DesignWare core functions.
178
179config PCIE_KEEMBAY_EP
180	bool "Intel Keem Bay PCIe controller (endpoint mode)"
181	depends on ARCH_KEEMBAY || COMPILE_TEST
182	depends on PCI_MSI
183	depends on PCI_ENDPOINT
184	select PCIE_DW_EP
185	select PCIE_KEEMBAY
186	help
187	  Say 'Y' here to enable support for the PCIe controller in Keem Bay
188	  to work in endpoint mode.
189	  The PCIe controller is based on DesignWare Hardware and uses
190	  DesignWare core functions.
191
192config PCIE_ARMADA_8K
193	bool "Marvell Armada-8K PCIe controller"
194	depends on ARCH_MVEBU || COMPILE_TEST
195	depends on PCI_MSI
196	select PCIE_DW_HOST
197	help
198	  Say Y here if you want to enable PCIe controller support on
199	  Armada-8K SoCs. The PCIe controller on Armada-8K is based on
200	  DesignWare hardware and therefore the driver re-uses the
201	  DesignWare core functions to implement the driver.
202
203config PCIE_TEGRA194
204	tristate
205
206config PCIE_TEGRA194_HOST
207	tristate "NVIDIA Tegra194 (and later) PCIe controller (host mode)"
208	depends on ARCH_TEGRA_194_SOC || COMPILE_TEST
209	depends on PCI_MSI
210	select PCIE_DW_HOST
211	select PHY_TEGRA194_P2U
212	select PCIE_TEGRA194
213	help
214	  Enables support for the PCIe controller in the NVIDIA Tegra194 SoC to
215	  work in host mode. There are two instances of PCIe controllers in
216	  Tegra194. This controller can work either as EP or RC. In order to
217	  enable host-specific features PCIE_TEGRA194_HOST must be selected and
218	  in order to enable device-specific features PCIE_TEGRA194_EP must be
219	  selected. This uses the DesignWare core.
220
221config PCIE_TEGRA194_EP
222	tristate "NVIDIA Tegra194 (and later) PCIe controller (endpoint mode)"
223	depends on ARCH_TEGRA_194_SOC || COMPILE_TEST
224	depends on PCI_ENDPOINT
225	select PCIE_DW_EP
226	select PHY_TEGRA194_P2U
227	select PCIE_TEGRA194
228	help
229	  Enables support for the PCIe controller in the NVIDIA Tegra194 SoC to
230	  work in endpoint mode. There are two instances of PCIe controllers in
231	  Tegra194. This controller can work either as EP or RC. In order to
232	  enable host-specific features PCIE_TEGRA194_HOST must be selected and
233	  in order to enable device-specific features PCIE_TEGRA194_EP must be
234	  selected. This uses the DesignWare core.
235
236config PCIE_DW_PLAT
237	bool
238
239config PCIE_DW_PLAT_HOST
240	bool "Platform bus based DesignWare PCIe controller (host mode)"
241	depends on PCI_MSI
242	select PCIE_DW_HOST
243	select PCIE_DW_PLAT
244	help
245	  Enables support for the PCIe controller in the Designware IP to
246	  work in host mode. There are two instances of PCIe controller in
247	  Designware IP.
248	  This controller can work either as EP or RC. In order to enable
249	  host-specific features PCIE_DW_PLAT_HOST must be selected and in
250	  order to enable device-specific features PCI_DW_PLAT_EP must be
251	  selected.
252
253config PCIE_DW_PLAT_EP
254	bool "Platform bus based DesignWare PCIe controller (endpoint mode)"
255	depends on PCI && PCI_MSI
256	depends on PCI_ENDPOINT
257	select PCIE_DW_EP
258	select PCIE_DW_PLAT
259	help
260	  Enables support for the PCIe controller in the Designware IP to
261	  work in endpoint mode. There are two instances of PCIe controller
262	  in Designware IP.
263	  This controller can work either as EP or RC. In order to enable
264	  host-specific features PCIE_DW_PLAT_HOST must be selected and in
265	  order to enable device-specific features PCI_DW_PLAT_EP must be
266	  selected.
267
268config PCIE_QCOM
269	bool "Qualcomm PCIe controller (host mode)"
270	depends on OF && (ARCH_QCOM || COMPILE_TEST)
271	depends on PCI_MSI
272	select PCIE_DW_HOST
273	select CRC8
274	help
275	  Say Y here to enable PCIe controller support on Qualcomm SoCs. The
276	  PCIe controller uses the DesignWare core plus Qualcomm-specific
277	  hardware wrappers.
278
279config PCIE_QCOM_EP
280	tristate "Qualcomm PCIe controller (endpoint mode)"
281	depends on OF && (ARCH_QCOM || COMPILE_TEST)
282	depends on PCI_ENDPOINT
283	select PCIE_DW_EP
284	help
285	  Say Y here to enable support for the PCIe controllers on Qualcomm SoCs
286	  to work in endpoint mode. The PCIe controller uses the DesignWare core
287	  plus Qualcomm-specific hardware wrappers.
288
289config PCIE_RCAR_GEN4
290	tristate
291
292config PCIE_RCAR_GEN4_HOST
293	tristate "Renesas R-Car Gen4 PCIe controller (host mode)"
294	depends on ARCH_RENESAS || COMPILE_TEST
295	depends on PCI_MSI
296	select PCIE_DW_HOST
297	select PCIE_RCAR_GEN4
298	help
299	  Say Y here if you want PCIe controller (host mode) on R-Car Gen4 SoCs.
300	  To compile this driver as a module, choose M here: the module will be
301	  called pcie-rcar-gen4.ko. This uses the DesignWare core.
302
303config PCIE_RCAR_GEN4_EP
304	tristate "Renesas R-Car Gen4 PCIe controller (endpoint mode)"
305	depends on ARCH_RENESAS || COMPILE_TEST
306	depends on PCI_ENDPOINT
307	select PCIE_DW_EP
308	select PCIE_RCAR_GEN4
309	help
310	  Say Y here if you want PCIe controller (endpoint mode) on R-Car Gen4
311	  SoCs. To compile this driver as a module, choose M here: the module
312	  will be called pcie-rcar-gen4.ko. This uses the DesignWare core.
313
314config PCIE_ROCKCHIP_DW_HOST
315	bool "Rockchip DesignWare PCIe controller"
316	select PCIE_DW
317	select PCIE_DW_HOST
318	depends on PCI_MSI
319	depends on ARCH_ROCKCHIP || COMPILE_TEST
320	depends on OF
321	help
322	  Enables support for the DesignWare PCIe controller in the
323	  Rockchip SoC except RK3399.
324
325config PCI_EXYNOS
326	tristate "Samsung Exynos PCIe controller"
327	depends on ARCH_EXYNOS || COMPILE_TEST
328	depends on PCI_MSI
329	select PCIE_DW_HOST
330	help
331	  Enables support for the PCIe controller in the Samsung Exynos SoCs
332	  to work in host mode. The PCI controller is based on the DesignWare
333	  hardware and therefore the driver re-uses the DesignWare core
334	  functions to implement the driver.
335
336config PCIE_FU740
337	bool "SiFive FU740 PCIe controller"
338	depends on PCI_MSI
339	depends on ARCH_SIFIVE || COMPILE_TEST
340	select PCIE_DW_HOST
341	help
342	  Say Y here if you want PCIe controller support for the SiFive
343	  FU740.
344
345config PCIE_UNIPHIER
346	bool "Socionext UniPhier PCIe controller (host mode)"
347	depends on ARCH_UNIPHIER || COMPILE_TEST
348	depends on OF && HAS_IOMEM
349	depends on PCI_MSI
350	select PCIE_DW_HOST
351	help
352	  Say Y here if you want PCIe host controller support on UniPhier SoCs.
353	  This driver supports LD20 and PXs3 SoCs.
354
355config PCIE_UNIPHIER_EP
356	bool "Socionext UniPhier PCIe controller (endpoint mode)"
357	depends on ARCH_UNIPHIER || COMPILE_TEST
358	depends on OF && HAS_IOMEM
359	depends on PCI_ENDPOINT
360	select PCIE_DW_EP
361	help
362	  Say Y here if you want PCIe endpoint controller support on
363	  UniPhier SoCs. This driver supports Pro5 SoC.
364
365config PCIE_SPEAR13XX
366	bool "STMicroelectronics SPEAr PCIe controller"
367	depends on ARCH_SPEAR13XX || COMPILE_TEST
368	depends on PCI_MSI
369	select PCIE_DW_HOST
370	help
371	  Say Y here if you want PCIe support on SPEAr13XX SoCs.
372
373config PCI_DRA7XX
374	tristate
375
376config PCI_DRA7XX_HOST
377	tristate "TI DRA7xx PCIe controller (host mode)"
378	depends on SOC_DRA7XX || COMPILE_TEST
379	depends on OF && HAS_IOMEM && TI_PIPE3
380	depends on PCI_MSI
381	select PCIE_DW_HOST
382	select PCI_DRA7XX
383	default y if SOC_DRA7XX
384	help
385	  Enables support for the PCIe controller in the DRA7xx SoC to work in
386	  host mode. There are two instances of PCIe controller in DRA7xx.
387	  This controller can work either as EP or RC. In order to enable
388	  host-specific features PCI_DRA7XX_HOST must be selected and in order
389	  to enable device-specific features PCI_DRA7XX_EP must be selected.
390	  This uses the DesignWare core.
391
392config PCI_DRA7XX_EP
393	tristate "TI DRA7xx PCIe controller (endpoint mode)"
394	depends on SOC_DRA7XX || COMPILE_TEST
395	depends on OF && HAS_IOMEM && TI_PIPE3
396	depends on PCI_ENDPOINT
397	select PCIE_DW_EP
398	select PCI_DRA7XX
399	help
400	  Enables support for the PCIe controller in the DRA7xx SoC to work in
401	  endpoint mode. There are two instances of PCIe controller in DRA7xx.
402	  This controller can work either as EP or RC. In order to enable
403	  host-specific features PCI_DRA7XX_HOST must be selected and in order
404	  to enable device-specific features PCI_DRA7XX_EP must be selected.
405	  This uses the DesignWare core.
406
407config PCI_KEYSTONE
408	bool
409
410config PCI_KEYSTONE_HOST
411	bool "TI Keystone PCIe controller (host mode)"
412	depends on ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST
413	depends on PCI_MSI
414	select PCIE_DW_HOST
415	select PCI_KEYSTONE
416	help
417	  Enables support for the PCIe controller in the Keystone SoC to
418	  work in host mode. The PCI controller on Keystone is based on
419	  DesignWare hardware and therefore the driver re-uses the
420	  DesignWare core functions to implement the driver.
421
422config PCI_KEYSTONE_EP
423	bool "TI Keystone PCIe controller (endpoint mode)"
424	depends on ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST
425	depends on PCI_ENDPOINT
426	select PCIE_DW_EP
427	select PCI_KEYSTONE
428	help
429	  Enables support for the PCIe controller in the Keystone SoC to
430	  work in endpoint mode. The PCI controller on Keystone is based
431	  on DesignWare hardware and therefore the driver re-uses the
432	  DesignWare core functions to implement the driver.
 
433
434config PCIE_VISCONTI_HOST
435	bool "Toshiba Visconti PCIe controller"
436	depends on ARCH_VISCONTI || COMPILE_TEST
437	depends on PCI_MSI
438	select PCIE_DW_HOST
439	help
440	  Say Y here if you want PCIe controller support on Toshiba Visconti SoC.
441	  This driver supports TMPV7708 SoC.
442
443endmenu
v5.14.15
  1# SPDX-License-Identifier: GPL-2.0
  2
  3menu "DesignWare PCI Core Support"
  4	depends on PCI
  5
  6config PCIE_DW
  7	bool
  8
  9config PCIE_DW_HOST
 10	bool
 11	depends on PCI_MSI_IRQ_DOMAIN
 12	select PCIE_DW
 13
 14config PCIE_DW_EP
 15	bool
 16	depends on PCI_ENDPOINT
 17	select PCIE_DW
 18
 19config PCI_DRA7XX
 20	bool
 21
 22config PCI_DRA7XX_HOST
 23	bool "TI DRA7xx PCIe controller Host Mode"
 24	depends on SOC_DRA7XX || COMPILE_TEST
 25	depends on PCI_MSI_IRQ_DOMAIN
 26	depends on OF && HAS_IOMEM && TI_PIPE3
 27	select PCIE_DW_HOST
 28	select PCI_DRA7XX
 29	default y if SOC_DRA7XX
 30	help
 31	  Enables support for the PCIe controller in the DRA7xx SoC to work in
 32	  host mode. There are two instances of PCIe controller in DRA7xx.
 33	  This controller can work either as EP or RC. In order to enable
 34	  host-specific features PCI_DRA7XX_HOST must be selected and in order
 35	  to enable device-specific features PCI_DRA7XX_EP must be selected.
 36	  This uses the DesignWare core.
 37
 38config PCI_DRA7XX_EP
 39	bool "TI DRA7xx PCIe controller Endpoint Mode"
 40	depends on SOC_DRA7XX || COMPILE_TEST
 41	depends on PCI_ENDPOINT
 42	depends on OF && HAS_IOMEM && TI_PIPE3
 43	select PCIE_DW_EP
 44	select PCI_DRA7XX
 45	help
 46	  Enables support for the PCIe controller in the DRA7xx SoC to work in
 47	  endpoint mode. There are two instances of PCIe controller in DRA7xx.
 48	  This controller can work either as EP or RC. In order to enable
 49	  host-specific features PCI_DRA7XX_HOST must be selected and in order
 50	  to enable device-specific features PCI_DRA7XX_EP must be selected.
 51	  This uses the DesignWare core.
 52
 53config PCIE_DW_PLAT
 54	bool
 55
 56config PCIE_DW_PLAT_HOST
 57	bool "Platform bus based DesignWare PCIe Controller - Host mode"
 58	depends on PCI && PCI_MSI_IRQ_DOMAIN
 
 59	select PCIE_DW_HOST
 60	select PCIE_DW_PLAT
 61	help
 62	  Enables support for the PCIe controller in the Designware IP to
 63	  work in host mode. There are two instances of PCIe controller in
 64	  Designware IP.
 65	  This controller can work either as EP or RC. In order to enable
 66	  host-specific features PCIE_DW_PLAT_HOST must be selected and in
 67	  order to enable device-specific features PCI_DW_PLAT_EP must be
 68	  selected.
 69
 70config PCIE_DW_PLAT_EP
 71	bool "Platform bus based DesignWare PCIe Controller - Endpoint mode"
 72	depends on PCI && PCI_MSI_IRQ_DOMAIN
 73	depends on PCI_ENDPOINT
 74	select PCIE_DW_EP
 75	select PCIE_DW_PLAT
 76	help
 77	  Enables support for the PCIe controller in the Designware IP to
 78	  work in endpoint mode. There are two instances of PCIe controller
 79	  in Designware IP.
 80	  This controller can work either as EP or RC. In order to enable
 81	  host-specific features PCIE_DW_PLAT_HOST must be selected and in
 82	  order to enable device-specific features PCI_DW_PLAT_EP must be
 83	  selected.
 84
 85config PCI_EXYNOS
 86	tristate "Samsung Exynos PCIe controller"
 87	depends on ARCH_EXYNOS || COMPILE_TEST
 88	depends on PCI_MSI_IRQ_DOMAIN
 89	select PCIE_DW_HOST
 90	help
 91	  Enables support for the PCIe controller in the Samsung Exynos SoCs
 92	  to work in host mode. The PCI controller is based on the DesignWare
 93	  hardware and therefore the driver re-uses the DesignWare core
 94	  functions to implement the driver.
 95
 96config PCI_IMX6
 97	bool "Freescale i.MX6/7/8 PCIe controller"
 98	depends on ARCH_MXC || COMPILE_TEST
 99	depends on PCI_MSI_IRQ_DOMAIN
100	select PCIE_DW_HOST
101
102config PCIE_SPEAR13XX
103	bool "STMicroelectronics SPEAr PCIe controller"
104	depends on ARCH_SPEAR13XX || COMPILE_TEST
105	depends on PCI_MSI_IRQ_DOMAIN
106	select PCIE_DW_HOST
107	help
108	  Say Y here if you want PCIe support on SPEAr13XX SoCs.
109
110config PCI_KEYSTONE
111	bool
112
113config PCI_KEYSTONE_HOST
114	bool "PCI Keystone Host Mode"
115	depends on ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST
116	depends on PCI_MSI_IRQ_DOMAIN
117	select PCIE_DW_HOST
118	select PCI_KEYSTONE
119	help
120	  Enables support for the PCIe controller in the Keystone SoC to
121	  work in host mode. The PCI controller on Keystone is based on
122	  DesignWare hardware and therefore the driver re-uses the
123	  DesignWare core functions to implement the driver.
124
125config PCI_KEYSTONE_EP
126	bool "PCI Keystone Endpoint Mode"
127	depends on ARCH_KEYSTONE || ARCH_K3 || COMPILE_TEST
128	depends on PCI_ENDPOINT
129	select PCIE_DW_EP
130	select PCI_KEYSTONE
131	help
132	  Enables support for the PCIe controller in the Keystone SoC to
133	  work in endpoint mode. The PCI controller on Keystone is based
134	  on DesignWare hardware and therefore the driver re-uses the
135	  DesignWare core functions to implement the driver.
136
137config PCI_LAYERSCAPE
138	bool "Freescale Layerscape PCIe controller - Host mode"
139	depends on OF && (ARM || ARCH_LAYERSCAPE || COMPILE_TEST)
140	depends on PCI_MSI_IRQ_DOMAIN
 
141	select MFD_SYSCON
142	select PCIE_DW_HOST
143	help
144	  Say Y here if you want to enable PCIe controller support on Layerscape
145	  SoCs to work in Host mode.
146	  This controller can work either as EP or RC. The RCW[HOST_AGT_PEX]
147	  determines which PCIe controller works in EP mode and which PCIe
148	  controller works in RC mode.
149
150config PCI_LAYERSCAPE_EP
151	bool "Freescale Layerscape PCIe controller - Endpoint mode"
152	depends on OF && (ARM || ARCH_LAYERSCAPE || COMPILE_TEST)
153	depends on PCI_ENDPOINT
154	select PCIE_DW_EP
155	help
156	  Say Y here if you want to enable PCIe controller support on Layerscape
157	  SoCs to work in Endpoint mode.
158	  This controller can work either as EP or RC. The RCW[HOST_AGT_PEX]
159	  determines which PCIe controller works in EP mode and which PCIe
160	  controller works in RC mode.
161
162config PCI_HISI
163	depends on OF && (ARM64 || COMPILE_TEST)
164	bool "HiSilicon Hip05 and Hip06 SoCs PCIe controllers"
165	depends on PCI_MSI_IRQ_DOMAIN
166	select PCIE_DW_HOST
167	select PCI_HOST_COMMON
168	help
169	  Say Y here if you want PCIe controller support on HiSilicon
170	  Hip05 and Hip06 SoCs
171
172config PCIE_QCOM
173	bool "Qualcomm PCIe controller"
174	depends on OF && (ARCH_QCOM || COMPILE_TEST)
175	depends on PCI_MSI_IRQ_DOMAIN
176	select PCIE_DW_HOST
177	select CRC8
178	help
179	  Say Y here to enable PCIe controller support on Qualcomm SoCs. The
180	  PCIe controller uses the DesignWare core plus Qualcomm-specific
181	  hardware wrappers.
182
183config PCIE_ARMADA_8K
184	bool "Marvell Armada-8K PCIe controller"
185	depends on ARCH_MVEBU || COMPILE_TEST
186	depends on PCI_MSI_IRQ_DOMAIN
187	select PCIE_DW_HOST
188	help
189	  Say Y here if you want to enable PCIe controller support on
190	  Armada-8K SoCs. The PCIe controller on Armada-8K is based on
191	  DesignWare hardware and therefore the driver re-uses the
192	  DesignWare core functions to implement the driver.
193
194config PCIE_ARTPEC6
195	bool
196
197config PCIE_ARTPEC6_HOST
198	bool "Axis ARTPEC-6 PCIe controller Host Mode"
199	depends on MACH_ARTPEC6 || COMPILE_TEST
200	depends on PCI_MSI_IRQ_DOMAIN
201	select PCIE_DW_HOST
202	select PCIE_ARTPEC6
203	help
204	  Enables support for the PCIe controller in the ARTPEC-6 SoC to work in
205	  host mode. This uses the DesignWare core.
206
207config PCIE_ARTPEC6_EP
208	bool "Axis ARTPEC-6 PCIe controller Endpoint Mode"
209	depends on MACH_ARTPEC6 || COMPILE_TEST
210	depends on PCI_ENDPOINT
211	select PCIE_DW_EP
212	select PCIE_ARTPEC6
213	help
214	  Enables support for the PCIe controller in the ARTPEC-6 SoC to work in
215	  endpoint mode. This uses the DesignWare core.
216
217config PCIE_INTEL_GW
218	bool "Intel Gateway PCIe host controller support"
219	depends on OF && (X86 || COMPILE_TEST)
220	depends on PCI_MSI_IRQ_DOMAIN
221	select PCIE_DW_HOST
222	help
223	  Say 'Y' here to enable PCIe Host controller support on Intel
224	  Gateway SoCs.
225	  The PCIe controller uses the DesignWare core plus Intel-specific
226	  hardware wrappers.
227
228config PCIE_KIRIN
229	depends on OF && (ARM64 || COMPILE_TEST)
230	bool "HiSilicon Kirin series SoCs PCIe controllers"
231	depends on PCI_MSI_IRQ_DOMAIN
232	select PCIE_DW_HOST
233	help
234	  Say Y here if you want PCIe controller support
235	  on HiSilicon Kirin series SoCs.
236
237config PCIE_HISI_STB
238	bool "HiSilicon STB SoCs PCIe controllers"
239	depends on ARCH_HISI || COMPILE_TEST
240	depends on PCI_MSI_IRQ_DOMAIN
241	select PCIE_DW_HOST
 
 
 
 
 
 
 
 
 
 
 
 
 
 
242	help
243	  Say Y here if you want PCIe controller support on HiSilicon STB SoCs
 
 
 
244
245config PCI_MESON
246	tristate "MESON PCIe controller"
247	depends on PCI_MSI_IRQ_DOMAIN
248	default m if ARCH_MESON
249	select PCIE_DW_HOST
250	help
251	  Say Y here if you want to enable PCI controller support on Amlogic
252	  SoCs. The PCI controller on Amlogic is based on DesignWare hardware
253	  and therefore the driver re-uses the DesignWare core functions to
254	  implement the driver.
255
256config PCIE_TEGRA194
257	tristate
258
259config PCIE_TEGRA194_HOST
260	tristate "NVIDIA Tegra194 (and later) PCIe controller - Host Mode"
261	depends on ARCH_TEGRA_194_SOC || COMPILE_TEST
262	depends on PCI_MSI_IRQ_DOMAIN
263	select PCIE_DW_HOST
264	select PHY_TEGRA194_P2U
265	select PCIE_TEGRA194
266	help
267	  Enables support for the PCIe controller in the NVIDIA Tegra194 SoC to
268	  work in host mode. There are two instances of PCIe controllers in
269	  Tegra194. This controller can work either as EP or RC. In order to
270	  enable host-specific features PCIE_TEGRA194_HOST must be selected and
271	  in order to enable device-specific features PCIE_TEGRA194_EP must be
272	  selected. This uses the DesignWare core.
273
274config PCIE_TEGRA194_EP
275	tristate "NVIDIA Tegra194 (and later) PCIe controller - Endpoint Mode"
276	depends on ARCH_TEGRA_194_SOC || COMPILE_TEST
277	depends on PCI_ENDPOINT
278	select PCIE_DW_EP
279	select PHY_TEGRA194_P2U
280	select PCIE_TEGRA194
281	help
282	  Enables support for the PCIe controller in the NVIDIA Tegra194 SoC to
283	  work in endpoint mode. There are two instances of PCIe controllers in
284	  Tegra194. This controller can work either as EP or RC. In order to
285	  enable host-specific features PCIE_TEGRA194_HOST must be selected and
286	  in order to enable device-specific features PCIE_TEGRA194_EP must be
287	  selected. This uses the DesignWare core.
288
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
289config PCIE_UNIPHIER
290	bool "Socionext UniPhier PCIe host controllers"
291	depends on ARCH_UNIPHIER || COMPILE_TEST
292	depends on OF && HAS_IOMEM
293	depends on PCI_MSI_IRQ_DOMAIN
294	select PCIE_DW_HOST
295	help
296	  Say Y here if you want PCIe host controller support on UniPhier SoCs.
297	  This driver supports LD20 and PXs3 SoCs.
298
299config PCIE_UNIPHIER_EP
300	bool "Socionext UniPhier PCIe endpoint controllers"
301	depends on ARCH_UNIPHIER || COMPILE_TEST
302	depends on OF && HAS_IOMEM
303	depends on PCI_ENDPOINT
304	select PCIE_DW_EP
305	help
306	  Say Y here if you want PCIe endpoint controller support on
307	  UniPhier SoCs. This driver supports Pro5 SoC.
308
309config PCIE_AL
310	bool "Amazon Annapurna Labs PCIe controller"
311	depends on OF && (ARM64 || COMPILE_TEST)
312	depends on PCI_MSI_IRQ_DOMAIN
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
313	select PCIE_DW_HOST
314	select PCI_ECAM
 
 
 
 
 
 
 
 
 
 
 
 
315	help
316	  Say Y here to enable support of the Amazon's Annapurna Labs PCIe
317	  controller IP on Amazon SoCs. The PCIe controller uses the DesignWare
318	  core plus Annapurna Labs proprietary hardware wrappers. This is
319	  required only for DT-based platforms. ACPI platforms with the
320	  Annapurna Labs PCIe controller don't need to enable this.
321
322config PCIE_FU740
323	bool "SiFive FU740 PCIe host controller"
324	depends on PCI_MSI_IRQ_DOMAIN
325	depends on SOC_SIFIVE || COMPILE_TEST
326	select PCIE_DW_HOST
327	help
328	  Say Y here if you want PCIe controller support for the SiFive
329	  FU740.
330
331endmenu