Loading...
1// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
2/* QLogic qed NIC Driver
3 * Copyright (c) 2015 QLogic Corporation
4 * Copyright (c) 2019-2021 Marvell International Ltd.
5 */
6
7#include <linux/module.h>
8#include <linux/vmalloc.h>
9#include <linux/crc32.h>
10#include "qed.h"
11#include "qed_cxt.h"
12#include "qed_hsi.h"
13#include "qed_dbg_hsi.h"
14#include "qed_hw.h"
15#include "qed_mcp.h"
16#include "qed_reg_addr.h"
17
18/* Memory groups enum */
19enum mem_groups {
20 MEM_GROUP_PXP_MEM,
21 MEM_GROUP_DMAE_MEM,
22 MEM_GROUP_CM_MEM,
23 MEM_GROUP_QM_MEM,
24 MEM_GROUP_DORQ_MEM,
25 MEM_GROUP_BRB_RAM,
26 MEM_GROUP_BRB_MEM,
27 MEM_GROUP_PRS_MEM,
28 MEM_GROUP_SDM_MEM,
29 MEM_GROUP_PBUF,
30 MEM_GROUP_IOR,
31 MEM_GROUP_RAM,
32 MEM_GROUP_BTB_RAM,
33 MEM_GROUP_RDIF_CTX,
34 MEM_GROUP_TDIF_CTX,
35 MEM_GROUP_CFC_MEM,
36 MEM_GROUP_CONN_CFC_MEM,
37 MEM_GROUP_CAU_PI,
38 MEM_GROUP_CAU_MEM,
39 MEM_GROUP_CAU_MEM_EXT,
40 MEM_GROUP_PXP_ILT,
41 MEM_GROUP_MULD_MEM,
42 MEM_GROUP_BTB_MEM,
43 MEM_GROUP_IGU_MEM,
44 MEM_GROUP_IGU_MSIX,
45 MEM_GROUP_CAU_SB,
46 MEM_GROUP_BMB_RAM,
47 MEM_GROUP_BMB_MEM,
48 MEM_GROUP_TM_MEM,
49 MEM_GROUP_TASK_CFC_MEM,
50 MEM_GROUPS_NUM
51};
52
53/* Memory groups names */
54static const char * const s_mem_group_names[] = {
55 "PXP_MEM",
56 "DMAE_MEM",
57 "CM_MEM",
58 "QM_MEM",
59 "DORQ_MEM",
60 "BRB_RAM",
61 "BRB_MEM",
62 "PRS_MEM",
63 "SDM_MEM",
64 "PBUF",
65 "IOR",
66 "RAM",
67 "BTB_RAM",
68 "RDIF_CTX",
69 "TDIF_CTX",
70 "CFC_MEM",
71 "CONN_CFC_MEM",
72 "CAU_PI",
73 "CAU_MEM",
74 "CAU_MEM_EXT",
75 "PXP_ILT",
76 "MULD_MEM",
77 "BTB_MEM",
78 "IGU_MEM",
79 "IGU_MSIX",
80 "CAU_SB",
81 "BMB_RAM",
82 "BMB_MEM",
83 "TM_MEM",
84 "TASK_CFC_MEM",
85};
86
87/* Idle check conditions */
88
89static u32 cond5(const u32 *r, const u32 *imm)
90{
91 return ((r[0] & imm[0]) != imm[1]) && ((r[1] & imm[2]) != imm[3]);
92}
93
94static u32 cond7(const u32 *r, const u32 *imm)
95{
96 return ((r[0] >> imm[0]) & imm[1]) != imm[2];
97}
98
99static u32 cond6(const u32 *r, const u32 *imm)
100{
101 return (r[0] & imm[0]) != imm[1];
102}
103
104static u32 cond9(const u32 *r, const u32 *imm)
105{
106 return ((r[0] & imm[0]) >> imm[1]) !=
107 (((r[0] & imm[2]) >> imm[3]) | ((r[1] & imm[4]) << imm[5]));
108}
109
110static u32 cond10(const u32 *r, const u32 *imm)
111{
112 return ((r[0] & imm[0]) >> imm[1]) != (r[0] & imm[2]);
113}
114
115static u32 cond4(const u32 *r, const u32 *imm)
116{
117 return (r[0] & ~imm[0]) != imm[1];
118}
119
120static u32 cond0(const u32 *r, const u32 *imm)
121{
122 return (r[0] & ~r[1]) != imm[0];
123}
124
125static u32 cond14(const u32 *r, const u32 *imm)
126{
127 return (r[0] | imm[0]) != imm[1];
128}
129
130static u32 cond1(const u32 *r, const u32 *imm)
131{
132 return r[0] != imm[0];
133}
134
135static u32 cond11(const u32 *r, const u32 *imm)
136{
137 return r[0] != r[1] && r[2] == imm[0];
138}
139
140static u32 cond12(const u32 *r, const u32 *imm)
141{
142 return r[0] != r[1] && r[2] > imm[0];
143}
144
145static u32 cond3(const u32 *r, const u32 *imm)
146{
147 return r[0] != r[1];
148}
149
150static u32 cond13(const u32 *r, const u32 *imm)
151{
152 return r[0] & imm[0];
153}
154
155static u32 cond8(const u32 *r, const u32 *imm)
156{
157 return r[0] < (r[1] - imm[0]);
158}
159
160static u32 cond2(const u32 *r, const u32 *imm)
161{
162 return r[0] > imm[0];
163}
164
165/* Array of Idle Check conditions */
166static u32(*cond_arr[]) (const u32 *r, const u32 *imm) = {
167 cond0,
168 cond1,
169 cond2,
170 cond3,
171 cond4,
172 cond5,
173 cond6,
174 cond7,
175 cond8,
176 cond9,
177 cond10,
178 cond11,
179 cond12,
180 cond13,
181 cond14,
182};
183
184#define NUM_PHYS_BLOCKS 84
185
186#define NUM_DBG_RESET_REGS 8
187
188/******************************* Data Types **********************************/
189
190enum hw_types {
191 HW_TYPE_ASIC,
192 PLATFORM_RESERVED,
193 PLATFORM_RESERVED2,
194 PLATFORM_RESERVED3,
195 PLATFORM_RESERVED4,
196 MAX_HW_TYPES
197};
198
199/* CM context types */
200enum cm_ctx_types {
201 CM_CTX_CONN_AG,
202 CM_CTX_CONN_ST,
203 CM_CTX_TASK_AG,
204 CM_CTX_TASK_ST,
205 NUM_CM_CTX_TYPES
206};
207
208/* Debug bus frame modes */
209enum dbg_bus_frame_modes {
210 DBG_BUS_FRAME_MODE_4ST = 0, /* 4 Storm dwords (no HW) */
211 DBG_BUS_FRAME_MODE_2ST_2HW = 1, /* 2 Storm dwords, 2 HW dwords */
212 DBG_BUS_FRAME_MODE_1ST_3HW = 2, /* 1 Storm dwords, 3 HW dwords */
213 DBG_BUS_FRAME_MODE_4HW = 3, /* 4 HW dwords (no Storms) */
214 DBG_BUS_FRAME_MODE_8HW = 4, /* 8 HW dwords (no Storms) */
215 DBG_BUS_NUM_FRAME_MODES
216};
217
218/* Debug bus SEMI frame modes */
219enum dbg_bus_semi_frame_modes {
220 DBG_BUS_SEMI_FRAME_MODE_4FAST = 0, /* 4 fast dw */
221 DBG_BUS_SEMI_FRAME_MODE_2FAST_2SLOW = 1, /* 2 fast dw, 2 slow dw */
222 DBG_BUS_SEMI_FRAME_MODE_1FAST_3SLOW = 2, /* 1 fast dw,3 slow dw */
223 DBG_BUS_SEMI_FRAME_MODE_4SLOW = 3, /* 4 slow dw */
224 DBG_BUS_SEMI_NUM_FRAME_MODES
225};
226
227/* Debug bus filter types */
228enum dbg_bus_filter_types {
229 DBG_BUS_FILTER_TYPE_OFF, /* Filter always off */
230 DBG_BUS_FILTER_TYPE_PRE, /* Filter before trigger only */
231 DBG_BUS_FILTER_TYPE_POST, /* Filter after trigger only */
232 DBG_BUS_FILTER_TYPE_ON /* Filter always on */
233};
234
235/* Debug bus pre-trigger recording types */
236enum dbg_bus_pre_trigger_types {
237 DBG_BUS_PRE_TRIGGER_FROM_ZERO, /* Record from time 0 */
238 DBG_BUS_PRE_TRIGGER_NUM_CHUNKS, /* Record some chunks before trigger */
239 DBG_BUS_PRE_TRIGGER_DROP /* Drop data before trigger */
240};
241
242/* Debug bus post-trigger recording types */
243enum dbg_bus_post_trigger_types {
244 DBG_BUS_POST_TRIGGER_RECORD, /* Start recording after trigger */
245 DBG_BUS_POST_TRIGGER_DROP /* Drop data after trigger */
246};
247
248/* Debug bus other engine mode */
249enum dbg_bus_other_engine_modes {
250 DBG_BUS_OTHER_ENGINE_MODE_NONE,
251 DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_TX,
252 DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_RX,
253 DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_TX,
254 DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_RX
255};
256
257/* DBG block Framing mode definitions */
258struct framing_mode_defs {
259 u8 id;
260 u8 blocks_dword_mask;
261 u8 storms_dword_mask;
262 u8 semi_framing_mode_id;
263 u8 full_buf_thr;
264};
265
266/* Chip constant definitions */
267struct chip_defs {
268 const char *name;
269 u8 dwords_per_cycle;
270 u8 num_framing_modes;
271 u32 num_ilt_pages;
272 struct framing_mode_defs *framing_modes;
273};
274
275/* HW type constant definitions */
276struct hw_type_defs {
277 const char *name;
278 u32 delay_factor;
279 u32 dmae_thresh;
280 u32 log_thresh;
281};
282
283/* RBC reset definitions */
284struct rbc_reset_defs {
285 u32 reset_reg_addr;
286 u32 reset_val[MAX_CHIP_IDS];
287};
288
289/* Storm constant definitions.
290 * Addresses are in bytes, sizes are in quad-regs.
291 */
292struct storm_defs {
293 char letter;
294 enum block_id sem_block_id;
295 enum dbg_bus_clients dbg_client_id[MAX_CHIP_IDS];
296 bool has_vfc;
297 u32 sem_fast_mem_addr;
298 u32 sem_frame_mode_addr;
299 u32 sem_slow_enable_addr;
300 u32 sem_slow_mode_addr;
301 u32 sem_slow_mode1_conf_addr;
302 u32 sem_sync_dbg_empty_addr;
303 u32 sem_gpre_vect_addr;
304 u32 cm_ctx_wr_addr;
305 u32 cm_ctx_rd_addr[NUM_CM_CTX_TYPES];
306 u32 cm_ctx_lid_sizes[MAX_CHIP_IDS][NUM_CM_CTX_TYPES];
307};
308
309/* Debug Bus Constraint operation constant definitions */
310struct dbg_bus_constraint_op_defs {
311 u8 hw_op_val;
312 bool is_cyclic;
313};
314
315/* Storm Mode definitions */
316struct storm_mode_defs {
317 const char *name;
318 bool is_fast_dbg;
319 u8 id_in_hw;
320 u32 src_disable_reg_addr;
321 u32 src_enable_val;
322 bool exists[MAX_CHIP_IDS];
323};
324
325struct grc_param_defs {
326 u32 default_val[MAX_CHIP_IDS];
327 u32 min;
328 u32 max;
329 bool is_preset;
330 bool is_persistent;
331 u32 exclude_all_preset_val;
332 u32 crash_preset_val[MAX_CHIP_IDS];
333};
334
335/* Address is in 128b units. Width is in bits. */
336struct rss_mem_defs {
337 const char *mem_name;
338 const char *type_name;
339 u32 addr;
340 u32 entry_width;
341 u32 num_entries[MAX_CHIP_IDS];
342};
343
344struct vfc_ram_defs {
345 const char *mem_name;
346 const char *type_name;
347 u32 base_row;
348 u32 num_rows;
349};
350
351struct big_ram_defs {
352 const char *instance_name;
353 enum mem_groups mem_group_id;
354 enum mem_groups ram_mem_group_id;
355 enum dbg_grc_params grc_param;
356 u32 addr_reg_addr;
357 u32 data_reg_addr;
358 u32 is_256b_reg_addr;
359 u32 is_256b_bit_offset[MAX_CHIP_IDS];
360 u32 ram_size[MAX_CHIP_IDS]; /* In dwords */
361};
362
363struct phy_defs {
364 const char *phy_name;
365
366 /* PHY base GRC address */
367 u32 base_addr;
368
369 /* Relative address of indirect TBUS address register (bits 0..7) */
370 u32 tbus_addr_lo_addr;
371
372 /* Relative address of indirect TBUS address register (bits 8..10) */
373 u32 tbus_addr_hi_addr;
374
375 /* Relative address of indirect TBUS data register (bits 0..7) */
376 u32 tbus_data_lo_addr;
377
378 /* Relative address of indirect TBUS data register (bits 8..11) */
379 u32 tbus_data_hi_addr;
380};
381
382/* Split type definitions */
383struct split_type_defs {
384 const char *name;
385};
386
387/******************************** Constants **********************************/
388
389#define BYTES_IN_DWORD sizeof(u32)
390/* In the macros below, size and offset are specified in bits */
391#define CEIL_DWORDS(size) DIV_ROUND_UP(size, 32)
392#define FIELD_BIT_OFFSET(type, field) type ## _ ## field ## _ ## OFFSET
393#define FIELD_BIT_SIZE(type, field) type ## _ ## field ## _ ## SIZE
394#define FIELD_DWORD_OFFSET(type, field) \
395 ((int)(FIELD_BIT_OFFSET(type, field) / 32))
396#define FIELD_DWORD_SHIFT(type, field) (FIELD_BIT_OFFSET(type, field) % 32)
397#define FIELD_BIT_MASK(type, field) \
398 (((1 << FIELD_BIT_SIZE(type, field)) - 1) << \
399 FIELD_DWORD_SHIFT(type, field))
400
401#define SET_VAR_FIELD(var, type, field, val) \
402 do { \
403 var[FIELD_DWORD_OFFSET(type, field)] &= \
404 (~FIELD_BIT_MASK(type, field)); \
405 var[FIELD_DWORD_OFFSET(type, field)] |= \
406 (val) << FIELD_DWORD_SHIFT(type, field); \
407 } while (0)
408
409#define ARR_REG_WR(dev, ptt, addr, arr, arr_size) \
410 do { \
411 for (i = 0; i < (arr_size); i++) \
412 qed_wr(dev, ptt, addr, (arr)[i]); \
413 } while (0)
414
415#define DWORDS_TO_BYTES(dwords) ((dwords) * BYTES_IN_DWORD)
416#define BYTES_TO_DWORDS(bytes) ((bytes) / BYTES_IN_DWORD)
417
418/* extra lines include a signature line + optional latency events line */
419#define NUM_EXTRA_DBG_LINES(block) \
420 (GET_FIELD((block)->flags, DBG_BLOCK_CHIP_HAS_LATENCY_EVENTS) ? 2 : 1)
421#define NUM_DBG_LINES(block) \
422 ((block)->num_of_dbg_bus_lines + NUM_EXTRA_DBG_LINES(block))
423
424#define USE_DMAE true
425#define PROTECT_WIDE_BUS true
426
427#define RAM_LINES_TO_DWORDS(lines) ((lines) * 2)
428#define RAM_LINES_TO_BYTES(lines) \
429 DWORDS_TO_BYTES(RAM_LINES_TO_DWORDS(lines))
430
431#define REG_DUMP_LEN_SHIFT 24
432#define MEM_DUMP_ENTRY_SIZE_DWORDS \
433 BYTES_TO_DWORDS(sizeof(struct dbg_dump_mem))
434
435#define IDLE_CHK_RULE_SIZE_DWORDS \
436 BYTES_TO_DWORDS(sizeof(struct dbg_idle_chk_rule))
437
438#define IDLE_CHK_RESULT_HDR_DWORDS \
439 BYTES_TO_DWORDS(sizeof(struct dbg_idle_chk_result_hdr))
440
441#define IDLE_CHK_RESULT_REG_HDR_DWORDS \
442 BYTES_TO_DWORDS(sizeof(struct dbg_idle_chk_result_reg_hdr))
443
444#define PAGE_MEM_DESC_SIZE_DWORDS \
445 BYTES_TO_DWORDS(sizeof(struct phys_mem_desc))
446
447#define IDLE_CHK_MAX_ENTRIES_SIZE 32
448
449/* The sizes and offsets below are specified in bits */
450#define VFC_CAM_CMD_STRUCT_SIZE 64
451#define VFC_CAM_CMD_ROW_OFFSET 48
452#define VFC_CAM_CMD_ROW_SIZE 9
453#define VFC_CAM_ADDR_STRUCT_SIZE 16
454#define VFC_CAM_ADDR_OP_OFFSET 0
455#define VFC_CAM_ADDR_OP_SIZE 4
456#define VFC_CAM_RESP_STRUCT_SIZE 256
457#define VFC_RAM_ADDR_STRUCT_SIZE 16
458#define VFC_RAM_ADDR_OP_OFFSET 0
459#define VFC_RAM_ADDR_OP_SIZE 2
460#define VFC_RAM_ADDR_ROW_OFFSET 2
461#define VFC_RAM_ADDR_ROW_SIZE 10
462#define VFC_RAM_RESP_STRUCT_SIZE 256
463
464#define VFC_CAM_CMD_DWORDS CEIL_DWORDS(VFC_CAM_CMD_STRUCT_SIZE)
465#define VFC_CAM_ADDR_DWORDS CEIL_DWORDS(VFC_CAM_ADDR_STRUCT_SIZE)
466#define VFC_CAM_RESP_DWORDS CEIL_DWORDS(VFC_CAM_RESP_STRUCT_SIZE)
467#define VFC_RAM_CMD_DWORDS VFC_CAM_CMD_DWORDS
468#define VFC_RAM_ADDR_DWORDS CEIL_DWORDS(VFC_RAM_ADDR_STRUCT_SIZE)
469#define VFC_RAM_RESP_DWORDS CEIL_DWORDS(VFC_RAM_RESP_STRUCT_SIZE)
470
471#define NUM_VFC_RAM_TYPES 4
472
473#define VFC_CAM_NUM_ROWS 512
474
475#define VFC_OPCODE_CAM_RD 14
476#define VFC_OPCODE_RAM_RD 0
477
478#define NUM_RSS_MEM_TYPES 5
479
480#define NUM_BIG_RAM_TYPES 3
481#define BIG_RAM_NAME_LEN 3
482
483#define NUM_PHY_TBUS_ADDRESSES 2048
484#define PHY_DUMP_SIZE_DWORDS (NUM_PHY_TBUS_ADDRESSES / 2)
485
486#define RESET_REG_UNRESET_OFFSET 4
487
488#define STALL_DELAY_MS 500
489
490#define STATIC_DEBUG_LINE_DWORDS 9
491
492#define NUM_COMMON_GLOBAL_PARAMS 10
493
494#define MAX_RECURSION_DEPTH 10
495
496#define FW_IMG_KUKU 0
497#define FW_IMG_MAIN 1
498#define FW_IMG_L2B 2
499
500#define REG_FIFO_ELEMENT_DWORDS 2
501#define REG_FIFO_DEPTH_ELEMENTS 32
502#define REG_FIFO_DEPTH_DWORDS \
503 (REG_FIFO_ELEMENT_DWORDS * REG_FIFO_DEPTH_ELEMENTS)
504
505#define IGU_FIFO_ELEMENT_DWORDS 4
506#define IGU_FIFO_DEPTH_ELEMENTS 64
507#define IGU_FIFO_DEPTH_DWORDS \
508 (IGU_FIFO_ELEMENT_DWORDS * IGU_FIFO_DEPTH_ELEMENTS)
509
510#define PROTECTION_OVERRIDE_ELEMENT_DWORDS 2
511#define PROTECTION_OVERRIDE_DEPTH_ELEMENTS 20
512#define PROTECTION_OVERRIDE_DEPTH_DWORDS \
513 (PROTECTION_OVERRIDE_DEPTH_ELEMENTS * \
514 PROTECTION_OVERRIDE_ELEMENT_DWORDS)
515
516#define MCP_SPAD_TRACE_OFFSIZE_ADDR \
517 (MCP_REG_SCRATCH + \
518 offsetof(struct static_init, sections[SPAD_SECTION_TRACE]))
519
520#define MAX_SW_PLTAFORM_STR_SIZE 64
521
522#define EMPTY_FW_VERSION_STR "???_???_???_???"
523#define EMPTY_FW_IMAGE_STR "???????????????"
524
525/***************************** Constant Arrays *******************************/
526
527/* DBG block framing mode definitions, in descending preference order */
528static struct framing_mode_defs s_framing_mode_defs[4] = {
529 {DBG_BUS_FRAME_MODE_4ST, 0x0, 0xf,
530 DBG_BUS_SEMI_FRAME_MODE_4FAST,
531 10},
532 {DBG_BUS_FRAME_MODE_4HW, 0xf, 0x0, DBG_BUS_SEMI_FRAME_MODE_4SLOW,
533 10},
534 {DBG_BUS_FRAME_MODE_2ST_2HW, 0x3, 0xc,
535 DBG_BUS_SEMI_FRAME_MODE_2FAST_2SLOW, 10},
536 {DBG_BUS_FRAME_MODE_1ST_3HW, 0x7, 0x8,
537 DBG_BUS_SEMI_FRAME_MODE_1FAST_3SLOW, 10}
538};
539
540/* Chip constant definitions array */
541static struct chip_defs s_chip_defs[MAX_CHIP_IDS] = {
542 {"bb", 4, DBG_BUS_NUM_FRAME_MODES, PSWRQ2_REG_ILT_MEMORY_SIZE_BB / 2,
543 s_framing_mode_defs},
544 {"ah", 4, DBG_BUS_NUM_FRAME_MODES, PSWRQ2_REG_ILT_MEMORY_SIZE_K2 / 2,
545 s_framing_mode_defs}
546};
547
548/* Storm constant definitions array */
549static struct storm_defs s_storm_defs[] = {
550 /* Tstorm */
551 {'T', BLOCK_TSEM,
552 {DBG_BUS_CLIENT_RBCT, DBG_BUS_CLIENT_RBCT},
553 true,
554 TSEM_REG_FAST_MEMORY,
555 TSEM_REG_DBG_FRAME_MODE, TSEM_REG_SLOW_DBG_ACTIVE,
556 TSEM_REG_SLOW_DBG_MODE, TSEM_REG_DBG_MODE1_CFG,
557 TSEM_REG_SYNC_DBG_EMPTY, TSEM_REG_DBG_GPRE_VECT,
558 TCM_REG_CTX_RBC_ACCS,
559 {TCM_REG_AGG_CON_CTX, TCM_REG_SM_CON_CTX, TCM_REG_AGG_TASK_CTX,
560 TCM_REG_SM_TASK_CTX},
561 {{4, 16, 2, 4}, {4, 16, 2, 4}} /* {bb} {k2} */
562 },
563
564 /* Mstorm */
565 {'M', BLOCK_MSEM,
566 {DBG_BUS_CLIENT_RBCT, DBG_BUS_CLIENT_RBCM},
567 false,
568 MSEM_REG_FAST_MEMORY,
569 MSEM_REG_DBG_FRAME_MODE,
570 MSEM_REG_SLOW_DBG_ACTIVE,
571 MSEM_REG_SLOW_DBG_MODE,
572 MSEM_REG_DBG_MODE1_CFG,
573 MSEM_REG_SYNC_DBG_EMPTY,
574 MSEM_REG_DBG_GPRE_VECT,
575 MCM_REG_CTX_RBC_ACCS,
576 {MCM_REG_AGG_CON_CTX, MCM_REG_SM_CON_CTX, MCM_REG_AGG_TASK_CTX,
577 MCM_REG_SM_TASK_CTX },
578 {{1, 10, 2, 7}, {1, 10, 2, 7}} /* {bb} {k2}*/
579 },
580
581 /* Ustorm */
582 {'U', BLOCK_USEM,
583 {DBG_BUS_CLIENT_RBCU, DBG_BUS_CLIENT_RBCU},
584 false,
585 USEM_REG_FAST_MEMORY,
586 USEM_REG_DBG_FRAME_MODE,
587 USEM_REG_SLOW_DBG_ACTIVE,
588 USEM_REG_SLOW_DBG_MODE,
589 USEM_REG_DBG_MODE1_CFG,
590 USEM_REG_SYNC_DBG_EMPTY,
591 USEM_REG_DBG_GPRE_VECT,
592 UCM_REG_CTX_RBC_ACCS,
593 {UCM_REG_AGG_CON_CTX, UCM_REG_SM_CON_CTX, UCM_REG_AGG_TASK_CTX,
594 UCM_REG_SM_TASK_CTX},
595 {{2, 13, 3, 3}, {2, 13, 3, 3}} /* {bb} {k2} */
596 },
597
598 /* Xstorm */
599 {'X', BLOCK_XSEM,
600 {DBG_BUS_CLIENT_RBCX, DBG_BUS_CLIENT_RBCX},
601 false,
602 XSEM_REG_FAST_MEMORY,
603 XSEM_REG_DBG_FRAME_MODE,
604 XSEM_REG_SLOW_DBG_ACTIVE,
605 XSEM_REG_SLOW_DBG_MODE,
606 XSEM_REG_DBG_MODE1_CFG,
607 XSEM_REG_SYNC_DBG_EMPTY,
608 XSEM_REG_DBG_GPRE_VECT,
609 XCM_REG_CTX_RBC_ACCS,
610 {XCM_REG_AGG_CON_CTX, XCM_REG_SM_CON_CTX, 0, 0},
611 {{9, 15, 0, 0}, {9, 15, 0, 0}} /* {bb} {k2} */
612 },
613
614 /* Ystorm */
615 {'Y', BLOCK_YSEM,
616 {DBG_BUS_CLIENT_RBCX, DBG_BUS_CLIENT_RBCY},
617 false,
618 YSEM_REG_FAST_MEMORY,
619 YSEM_REG_DBG_FRAME_MODE,
620 YSEM_REG_SLOW_DBG_ACTIVE,
621 YSEM_REG_SLOW_DBG_MODE,
622 YSEM_REG_DBG_MODE1_CFG,
623 YSEM_REG_SYNC_DBG_EMPTY,
624 YSEM_REG_DBG_GPRE_VECT,
625 YCM_REG_CTX_RBC_ACCS,
626 {YCM_REG_AGG_CON_CTX, YCM_REG_SM_CON_CTX, YCM_REG_AGG_TASK_CTX,
627 YCM_REG_SM_TASK_CTX},
628 {{2, 3, 2, 12}, {2, 3, 2, 12}} /* {bb} {k2} */
629 },
630
631 /* Pstorm */
632 {'P', BLOCK_PSEM,
633 {DBG_BUS_CLIENT_RBCS, DBG_BUS_CLIENT_RBCS},
634 true,
635 PSEM_REG_FAST_MEMORY,
636 PSEM_REG_DBG_FRAME_MODE,
637 PSEM_REG_SLOW_DBG_ACTIVE,
638 PSEM_REG_SLOW_DBG_MODE,
639 PSEM_REG_DBG_MODE1_CFG,
640 PSEM_REG_SYNC_DBG_EMPTY,
641 PSEM_REG_DBG_GPRE_VECT,
642 PCM_REG_CTX_RBC_ACCS,
643 {0, PCM_REG_SM_CON_CTX, 0, 0},
644 {{0, 10, 0, 0}, {0, 10, 0, 0}} /* {bb} {k2} */
645 },
646};
647
648static struct hw_type_defs s_hw_type_defs[] = {
649 /* HW_TYPE_ASIC */
650 {"asic", 1, 256, 32768},
651 {"reserved", 0, 0, 0},
652 {"reserved2", 0, 0, 0},
653 {"reserved3", 0, 0, 0},
654 {"reserved4", 0, 0, 0}
655};
656
657static struct grc_param_defs s_grc_param_defs[] = {
658 /* DBG_GRC_PARAM_DUMP_TSTORM */
659 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
660
661 /* DBG_GRC_PARAM_DUMP_MSTORM */
662 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
663
664 /* DBG_GRC_PARAM_DUMP_USTORM */
665 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
666
667 /* DBG_GRC_PARAM_DUMP_XSTORM */
668 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
669
670 /* DBG_GRC_PARAM_DUMP_YSTORM */
671 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
672
673 /* DBG_GRC_PARAM_DUMP_PSTORM */
674 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
675
676 /* DBG_GRC_PARAM_DUMP_REGS */
677 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
678
679 /* DBG_GRC_PARAM_DUMP_RAM */
680 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
681
682 /* DBG_GRC_PARAM_DUMP_PBUF */
683 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
684
685 /* DBG_GRC_PARAM_DUMP_IOR */
686 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
687
688 /* DBG_GRC_PARAM_DUMP_VFC */
689 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
690
691 /* DBG_GRC_PARAM_DUMP_CM_CTX */
692 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
693
694 /* DBG_GRC_PARAM_DUMP_ILT */
695 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
696
697 /* DBG_GRC_PARAM_DUMP_RSS */
698 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
699
700 /* DBG_GRC_PARAM_DUMP_CAU */
701 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
702
703 /* DBG_GRC_PARAM_DUMP_QM */
704 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
705
706 /* DBG_GRC_PARAM_DUMP_MCP */
707 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
708
709 /* DBG_GRC_PARAM_DUMP_DORQ */
710 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
711
712 /* DBG_GRC_PARAM_DUMP_CFC */
713 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
714
715 /* DBG_GRC_PARAM_DUMP_IGU */
716 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
717
718 /* DBG_GRC_PARAM_DUMP_BRB */
719 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
720
721 /* DBG_GRC_PARAM_DUMP_BTB */
722 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
723
724 /* DBG_GRC_PARAM_DUMP_BMB */
725 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
726
727 /* DBG_GRC_PARAM_RESERVED1 */
728 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
729
730 /* DBG_GRC_PARAM_DUMP_MULD */
731 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
732
733 /* DBG_GRC_PARAM_DUMP_PRS */
734 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
735
736 /* DBG_GRC_PARAM_DUMP_DMAE */
737 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
738
739 /* DBG_GRC_PARAM_DUMP_TM */
740 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
741
742 /* DBG_GRC_PARAM_DUMP_SDM */
743 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
744
745 /* DBG_GRC_PARAM_DUMP_DIF */
746 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
747
748 /* DBG_GRC_PARAM_DUMP_STATIC */
749 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
750
751 /* DBG_GRC_PARAM_UNSTALL */
752 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
753
754 /* DBG_GRC_PARAM_RESERVED2 */
755 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
756
757 /* DBG_GRC_PARAM_MCP_TRACE_META_SIZE */
758 {{0, 0}, 1, 0xffffffff, false, true, 0, {0, 0}},
759
760 /* DBG_GRC_PARAM_EXCLUDE_ALL */
761 {{0, 0}, 0, 1, true, false, 0, {0, 0}},
762
763 /* DBG_GRC_PARAM_CRASH */
764 {{0, 0}, 0, 1, true, false, 0, {0, 0}},
765
766 /* DBG_GRC_PARAM_PARITY_SAFE */
767 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
768
769 /* DBG_GRC_PARAM_DUMP_CM */
770 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
771
772 /* DBG_GRC_PARAM_DUMP_PHY */
773 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
774
775 /* DBG_GRC_PARAM_NO_MCP */
776 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
777
778 /* DBG_GRC_PARAM_NO_FW_VER */
779 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
780
781 /* DBG_GRC_PARAM_RESERVED3 */
782 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
783
784 /* DBG_GRC_PARAM_DUMP_MCP_HW_DUMP */
785 {{0, 1}, 0, 1, false, false, 0, {0, 1}},
786
787 /* DBG_GRC_PARAM_DUMP_ILT_CDUC */
788 {{1, 1}, 0, 1, false, false, 0, {0, 0}},
789
790 /* DBG_GRC_PARAM_DUMP_ILT_CDUT */
791 {{1, 1}, 0, 1, false, false, 0, {0, 0}},
792
793 /* DBG_GRC_PARAM_DUMP_CAU_EXT */
794 {{0, 0}, 0, 1, false, false, 0, {1, 1}}
795};
796
797static struct rss_mem_defs s_rss_mem_defs[] = {
798 {"rss_mem_cid", "rss_cid", 0, 32,
799 {256, 320}},
800
801 {"rss_mem_key_msb", "rss_key", 1024, 256,
802 {128, 208}},
803
804 {"rss_mem_key_lsb", "rss_key", 2048, 64,
805 {128, 208}},
806
807 {"rss_mem_info", "rss_info", 3072, 16,
808 {128, 208}},
809
810 {"rss_mem_ind", "rss_ind", 4096, 16,
811 {16384, 26624}}
812};
813
814static struct vfc_ram_defs s_vfc_ram_defs[] = {
815 {"vfc_ram_tt1", "vfc_ram", 0, 512},
816 {"vfc_ram_mtt2", "vfc_ram", 512, 128},
817 {"vfc_ram_stt2", "vfc_ram", 640, 32},
818 {"vfc_ram_ro_vect", "vfc_ram", 672, 32}
819};
820
821static struct big_ram_defs s_big_ram_defs[] = {
822 {"BRB", MEM_GROUP_BRB_MEM, MEM_GROUP_BRB_RAM, DBG_GRC_PARAM_DUMP_BRB,
823 BRB_REG_BIG_RAM_ADDRESS, BRB_REG_BIG_RAM_DATA,
824 MISC_REG_BLOCK_256B_EN, {0, 0},
825 {153600, 180224}},
826
827 {"BTB", MEM_GROUP_BTB_MEM, MEM_GROUP_BTB_RAM, DBG_GRC_PARAM_DUMP_BTB,
828 BTB_REG_BIG_RAM_ADDRESS, BTB_REG_BIG_RAM_DATA,
829 MISC_REG_BLOCK_256B_EN, {0, 1},
830 {92160, 117760}},
831
832 {"BMB", MEM_GROUP_BMB_MEM, MEM_GROUP_BMB_RAM, DBG_GRC_PARAM_DUMP_BMB,
833 BMB_REG_BIG_RAM_ADDRESS, BMB_REG_BIG_RAM_DATA,
834 MISCS_REG_BLOCK_256B_EN, {0, 0},
835 {36864, 36864}}
836};
837
838static struct rbc_reset_defs s_rbc_reset_defs[] = {
839 {MISCS_REG_RESET_PL_HV,
840 {0x0, 0x400}},
841 {MISC_REG_RESET_PL_PDA_VMAIN_1,
842 {0x4404040, 0x4404040}},
843 {MISC_REG_RESET_PL_PDA_VMAIN_2,
844 {0x7, 0x7c00007}},
845 {MISC_REG_RESET_PL_PDA_VAUX,
846 {0x2, 0x2}},
847};
848
849static struct phy_defs s_phy_defs[] = {
850 {"nw_phy", NWS_REG_NWS_CMU_K2,
851 PHY_NW_IP_REG_PHY0_TOP_TBUS_ADDR_7_0_K2,
852 PHY_NW_IP_REG_PHY0_TOP_TBUS_ADDR_15_8_K2,
853 PHY_NW_IP_REG_PHY0_TOP_TBUS_DATA_7_0_K2,
854 PHY_NW_IP_REG_PHY0_TOP_TBUS_DATA_11_8_K2},
855 {"sgmii_phy", MS_REG_MS_CMU_K2,
856 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X132_K2,
857 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X133_K2,
858 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X130_K2,
859 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X131_K2},
860 {"pcie_phy0", PHY_PCIE_REG_PHY0_K2,
861 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X132_K2,
862 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X133_K2,
863 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X130_K2,
864 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X131_K2},
865 {"pcie_phy1", PHY_PCIE_REG_PHY1_K2,
866 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X132_K2,
867 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X133_K2,
868 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X130_K2,
869 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X131_K2},
870};
871
872static struct split_type_defs s_split_type_defs[] = {
873 /* SPLIT_TYPE_NONE */
874 {"eng"},
875
876 /* SPLIT_TYPE_PORT */
877 {"port"},
878
879 /* SPLIT_TYPE_PF */
880 {"pf"},
881
882 /* SPLIT_TYPE_PORT_PF */
883 {"port"},
884
885 /* SPLIT_TYPE_VF */
886 {"vf"}
887};
888
889/******************************** Variables **********************************/
890
891/* The version of the calling app */
892static u32 s_app_ver;
893
894/**************************** Private Functions ******************************/
895
896static void qed_static_asserts(void)
897{
898}
899
900/* Reads and returns a single dword from the specified unaligned buffer */
901static u32 qed_read_unaligned_dword(u8 *buf)
902{
903 u32 dword;
904
905 memcpy((u8 *)&dword, buf, sizeof(dword));
906 return dword;
907}
908
909/* Sets the value of the specified GRC param */
910static void qed_grc_set_param(struct qed_hwfn *p_hwfn,
911 enum dbg_grc_params grc_param, u32 val)
912{
913 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
914
915 dev_data->grc.param_val[grc_param] = val;
916}
917
918/* Returns the value of the specified GRC param */
919static u32 qed_grc_get_param(struct qed_hwfn *p_hwfn,
920 enum dbg_grc_params grc_param)
921{
922 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
923
924 return dev_data->grc.param_val[grc_param];
925}
926
927/* Initializes the GRC parameters */
928static void qed_dbg_grc_init_params(struct qed_hwfn *p_hwfn)
929{
930 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
931
932 if (!dev_data->grc.params_initialized) {
933 qed_dbg_grc_set_params_default(p_hwfn);
934 dev_data->grc.params_initialized = 1;
935 }
936}
937
938/* Sets pointer and size for the specified binary buffer type */
939static void qed_set_dbg_bin_buf(struct qed_hwfn *p_hwfn,
940 enum bin_dbg_buffer_type buf_type,
941 const u32 *ptr, u32 size)
942{
943 struct virt_mem_desc *buf = &p_hwfn->dbg_arrays[buf_type];
944
945 buf->ptr = (void *)ptr;
946 buf->size = size;
947}
948
949/* Initializes debug data for the specified device */
950static enum dbg_status qed_dbg_dev_init(struct qed_hwfn *p_hwfn)
951{
952 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
953 u8 num_pfs = 0, max_pfs_per_port = 0;
954
955 if (dev_data->initialized)
956 return DBG_STATUS_OK;
957
958 if (!s_app_ver)
959 return DBG_STATUS_APP_VERSION_NOT_SET;
960
961 /* Set chip */
962 if (QED_IS_K2(p_hwfn->cdev)) {
963 dev_data->chip_id = CHIP_K2;
964 dev_data->mode_enable[MODE_K2] = 1;
965 dev_data->num_vfs = MAX_NUM_VFS_K2;
966 num_pfs = MAX_NUM_PFS_K2;
967 max_pfs_per_port = MAX_NUM_PFS_K2 / 2;
968 } else if (QED_IS_BB_B0(p_hwfn->cdev)) {
969 dev_data->chip_id = CHIP_BB;
970 dev_data->mode_enable[MODE_BB] = 1;
971 dev_data->num_vfs = MAX_NUM_VFS_BB;
972 num_pfs = MAX_NUM_PFS_BB;
973 max_pfs_per_port = MAX_NUM_PFS_BB;
974 } else {
975 return DBG_STATUS_UNKNOWN_CHIP;
976 }
977
978 /* Set HW type */
979 dev_data->hw_type = HW_TYPE_ASIC;
980 dev_data->mode_enable[MODE_ASIC] = 1;
981
982 /* Set port mode */
983 switch (p_hwfn->cdev->num_ports_in_engine) {
984 case 1:
985 dev_data->mode_enable[MODE_PORTS_PER_ENG_1] = 1;
986 break;
987 case 2:
988 dev_data->mode_enable[MODE_PORTS_PER_ENG_2] = 1;
989 break;
990 case 4:
991 dev_data->mode_enable[MODE_PORTS_PER_ENG_4] = 1;
992 break;
993 }
994
995 /* Set 100G mode */
996 if (QED_IS_CMT(p_hwfn->cdev))
997 dev_data->mode_enable[MODE_100G] = 1;
998
999 /* Set number of ports */
1000 if (dev_data->mode_enable[MODE_PORTS_PER_ENG_1] ||
1001 dev_data->mode_enable[MODE_100G])
1002 dev_data->num_ports = 1;
1003 else if (dev_data->mode_enable[MODE_PORTS_PER_ENG_2])
1004 dev_data->num_ports = 2;
1005 else if (dev_data->mode_enable[MODE_PORTS_PER_ENG_4])
1006 dev_data->num_ports = 4;
1007
1008 /* Set number of PFs per port */
1009 dev_data->num_pfs_per_port = min_t(u32,
1010 num_pfs / dev_data->num_ports,
1011 max_pfs_per_port);
1012
1013 /* Initializes the GRC parameters */
1014 qed_dbg_grc_init_params(p_hwfn);
1015
1016 dev_data->use_dmae = true;
1017 dev_data->initialized = 1;
1018
1019 return DBG_STATUS_OK;
1020}
1021
1022static const struct dbg_block *get_dbg_block(struct qed_hwfn *p_hwfn,
1023 enum block_id block_id)
1024{
1025 const struct dbg_block *dbg_block;
1026
1027 dbg_block = p_hwfn->dbg_arrays[BIN_BUF_DBG_BLOCKS].ptr;
1028 return dbg_block + block_id;
1029}
1030
1031static const struct dbg_block_chip *qed_get_dbg_block_per_chip(struct qed_hwfn
1032 *p_hwfn,
1033 enum block_id
1034 block_id)
1035{
1036 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1037
1038 return (const struct dbg_block_chip *)
1039 p_hwfn->dbg_arrays[BIN_BUF_DBG_BLOCKS_CHIP_DATA].ptr +
1040 block_id * MAX_CHIP_IDS + dev_data->chip_id;
1041}
1042
1043static const struct dbg_reset_reg *qed_get_dbg_reset_reg(struct qed_hwfn
1044 *p_hwfn,
1045 u8 reset_reg_id)
1046{
1047 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1048
1049 return (const struct dbg_reset_reg *)
1050 p_hwfn->dbg_arrays[BIN_BUF_DBG_RESET_REGS].ptr +
1051 reset_reg_id * MAX_CHIP_IDS + dev_data->chip_id;
1052}
1053
1054/* Reads the FW info structure for the specified Storm from the chip,
1055 * and writes it to the specified fw_info pointer.
1056 */
1057static void qed_read_storm_fw_info(struct qed_hwfn *p_hwfn,
1058 struct qed_ptt *p_ptt,
1059 u8 storm_id, struct fw_info *fw_info)
1060{
1061 struct storm_defs *storm = &s_storm_defs[storm_id];
1062 struct fw_info_location fw_info_location;
1063 u32 addr, i, size, *dest;
1064
1065 memset(&fw_info_location, 0, sizeof(fw_info_location));
1066 memset(fw_info, 0, sizeof(*fw_info));
1067
1068 /* Read first the address that points to fw_info location.
1069 * The address is located in the last line of the Storm RAM.
1070 */
1071 addr = storm->sem_fast_mem_addr + SEM_FAST_REG_INT_RAM +
1072 DWORDS_TO_BYTES(SEM_FAST_REG_INT_RAM_SIZE) -
1073 sizeof(fw_info_location);
1074
1075 dest = (u32 *)&fw_info_location;
1076 size = BYTES_TO_DWORDS(sizeof(fw_info_location));
1077
1078 for (i = 0; i < size; i++, addr += BYTES_IN_DWORD)
1079 dest[i] = qed_rd(p_hwfn, p_ptt, addr);
1080
1081 /* Read FW version info from Storm RAM */
1082 size = le32_to_cpu(fw_info_location.size);
1083 if (!size || size > sizeof(*fw_info))
1084 return;
1085
1086 addr = le32_to_cpu(fw_info_location.grc_addr);
1087 dest = (u32 *)fw_info;
1088 size = BYTES_TO_DWORDS(size);
1089
1090 for (i = 0; i < size; i++, addr += BYTES_IN_DWORD)
1091 dest[i] = qed_rd(p_hwfn, p_ptt, addr);
1092}
1093
1094/* Dumps the specified string to the specified buffer.
1095 * Returns the dumped size in bytes.
1096 */
1097static u32 qed_dump_str(char *dump_buf, bool dump, const char *str)
1098{
1099 if (dump)
1100 strcpy(dump_buf, str);
1101
1102 return (u32)strlen(str) + 1;
1103}
1104
1105/* Dumps zeros to align the specified buffer to dwords.
1106 * Returns the dumped size in bytes.
1107 */
1108static u32 qed_dump_align(char *dump_buf, bool dump, u32 byte_offset)
1109{
1110 u8 offset_in_dword, align_size;
1111
1112 offset_in_dword = (u8)(byte_offset & 0x3);
1113 align_size = offset_in_dword ? BYTES_IN_DWORD - offset_in_dword : 0;
1114
1115 if (dump && align_size)
1116 memset(dump_buf, 0, align_size);
1117
1118 return align_size;
1119}
1120
1121/* Writes the specified string param to the specified buffer.
1122 * Returns the dumped size in dwords.
1123 */
1124static u32 qed_dump_str_param(u32 *dump_buf,
1125 bool dump,
1126 const char *param_name, const char *param_val)
1127{
1128 char *char_buf = (char *)dump_buf;
1129 u32 offset = 0;
1130
1131 /* Dump param name */
1132 offset += qed_dump_str(char_buf + offset, dump, param_name);
1133
1134 /* Indicate a string param value */
1135 if (dump)
1136 *(char_buf + offset) = 1;
1137 offset++;
1138
1139 /* Dump param value */
1140 offset += qed_dump_str(char_buf + offset, dump, param_val);
1141
1142 /* Align buffer to next dword */
1143 offset += qed_dump_align(char_buf + offset, dump, offset);
1144
1145 return BYTES_TO_DWORDS(offset);
1146}
1147
1148/* Writes the specified numeric param to the specified buffer.
1149 * Returns the dumped size in dwords.
1150 */
1151static u32 qed_dump_num_param(u32 *dump_buf,
1152 bool dump, const char *param_name, u32 param_val)
1153{
1154 char *char_buf = (char *)dump_buf;
1155 u32 offset = 0;
1156
1157 /* Dump param name */
1158 offset += qed_dump_str(char_buf + offset, dump, param_name);
1159
1160 /* Indicate a numeric param value */
1161 if (dump)
1162 *(char_buf + offset) = 0;
1163 offset++;
1164
1165 /* Align buffer to next dword */
1166 offset += qed_dump_align(char_buf + offset, dump, offset);
1167
1168 /* Dump param value (and change offset from bytes to dwords) */
1169 offset = BYTES_TO_DWORDS(offset);
1170 if (dump)
1171 *(dump_buf + offset) = param_val;
1172 offset++;
1173
1174 return offset;
1175}
1176
1177/* Reads the FW version and writes it as a param to the specified buffer.
1178 * Returns the dumped size in dwords.
1179 */
1180static u32 qed_dump_fw_ver_param(struct qed_hwfn *p_hwfn,
1181 struct qed_ptt *p_ptt,
1182 u32 *dump_buf, bool dump)
1183{
1184 char fw_ver_str[16] = EMPTY_FW_VERSION_STR;
1185 char fw_img_str[16] = EMPTY_FW_IMAGE_STR;
1186 struct fw_info fw_info = { {0}, {0} };
1187 u32 offset = 0;
1188
1189 if (dump && !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_FW_VER)) {
1190 /* Read FW info from chip */
1191 qed_read_fw_info(p_hwfn, p_ptt, &fw_info);
1192
1193 /* Create FW version/image strings */
1194 if (snprintf(fw_ver_str, sizeof(fw_ver_str),
1195 "%d_%d_%d_%d", fw_info.ver.num.major,
1196 fw_info.ver.num.minor, fw_info.ver.num.rev,
1197 fw_info.ver.num.eng) < 0)
1198 DP_NOTICE(p_hwfn,
1199 "Unexpected debug error: invalid FW version string\n");
1200 switch (fw_info.ver.image_id) {
1201 case FW_IMG_KUKU:
1202 strcpy(fw_img_str, "kuku");
1203 break;
1204 case FW_IMG_MAIN:
1205 strcpy(fw_img_str, "main");
1206 break;
1207 case FW_IMG_L2B:
1208 strcpy(fw_img_str, "l2b");
1209 break;
1210 default:
1211 strcpy(fw_img_str, "unknown");
1212 break;
1213 }
1214 }
1215
1216 /* Dump FW version, image and timestamp */
1217 offset += qed_dump_str_param(dump_buf + offset,
1218 dump, "fw-version", fw_ver_str);
1219 offset += qed_dump_str_param(dump_buf + offset,
1220 dump, "fw-image", fw_img_str);
1221 offset += qed_dump_num_param(dump_buf + offset, dump, "fw-timestamp",
1222 le32_to_cpu(fw_info.ver.timestamp));
1223
1224 return offset;
1225}
1226
1227/* Reads the MFW version and writes it as a param to the specified buffer.
1228 * Returns the dumped size in dwords.
1229 */
1230static u32 qed_dump_mfw_ver_param(struct qed_hwfn *p_hwfn,
1231 struct qed_ptt *p_ptt,
1232 u32 *dump_buf, bool dump)
1233{
1234 char mfw_ver_str[16] = EMPTY_FW_VERSION_STR;
1235
1236 if (dump &&
1237 !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_FW_VER)) {
1238 u32 global_section_offsize, global_section_addr, mfw_ver;
1239 u32 public_data_addr, global_section_offsize_addr;
1240
1241 /* Find MCP public data GRC address. Needs to be ORed with
1242 * MCP_REG_SCRATCH due to a HW bug.
1243 */
1244 public_data_addr = qed_rd(p_hwfn,
1245 p_ptt,
1246 MISC_REG_SHARED_MEM_ADDR) |
1247 MCP_REG_SCRATCH;
1248
1249 /* Find MCP public global section offset */
1250 global_section_offsize_addr = public_data_addr +
1251 offsetof(struct mcp_public_data,
1252 sections) +
1253 sizeof(offsize_t) * PUBLIC_GLOBAL;
1254 global_section_offsize = qed_rd(p_hwfn, p_ptt,
1255 global_section_offsize_addr);
1256 global_section_addr =
1257 MCP_REG_SCRATCH +
1258 (global_section_offsize & OFFSIZE_OFFSET_MASK) * 4;
1259
1260 /* Read MFW version from MCP public global section */
1261 mfw_ver = qed_rd(p_hwfn, p_ptt,
1262 global_section_addr +
1263 offsetof(struct public_global, mfw_ver));
1264
1265 /* Dump MFW version param */
1266 if (snprintf(mfw_ver_str, sizeof(mfw_ver_str), "%d_%d_%d_%d",
1267 (u8)(mfw_ver >> 24), (u8)(mfw_ver >> 16),
1268 (u8)(mfw_ver >> 8), (u8)mfw_ver) < 0)
1269 DP_NOTICE(p_hwfn,
1270 "Unexpected debug error: invalid MFW version string\n");
1271 }
1272
1273 return qed_dump_str_param(dump_buf, dump, "mfw-version", mfw_ver_str);
1274}
1275
1276/* Reads the chip revision from the chip and writes it as a param to the
1277 * specified buffer. Returns the dumped size in dwords.
1278 */
1279static u32 qed_dump_chip_revision_param(struct qed_hwfn *p_hwfn,
1280 struct qed_ptt *p_ptt,
1281 u32 *dump_buf, bool dump)
1282{
1283 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1284 char param_str[3] = "??";
1285
1286 if (dev_data->hw_type == HW_TYPE_ASIC) {
1287 u32 chip_rev, chip_metal;
1288
1289 chip_rev = qed_rd(p_hwfn, p_ptt, MISCS_REG_CHIP_REV);
1290 chip_metal = qed_rd(p_hwfn, p_ptt, MISCS_REG_CHIP_METAL);
1291
1292 param_str[0] = 'a' + (u8)chip_rev;
1293 param_str[1] = '0' + (u8)chip_metal;
1294 }
1295
1296 return qed_dump_str_param(dump_buf, dump, "chip-revision", param_str);
1297}
1298
1299/* Writes a section header to the specified buffer.
1300 * Returns the dumped size in dwords.
1301 */
1302static u32 qed_dump_section_hdr(u32 *dump_buf,
1303 bool dump, const char *name, u32 num_params)
1304{
1305 return qed_dump_num_param(dump_buf, dump, name, num_params);
1306}
1307
1308/* Writes the common global params to the specified buffer.
1309 * Returns the dumped size in dwords.
1310 */
1311static u32 qed_dump_common_global_params(struct qed_hwfn *p_hwfn,
1312 struct qed_ptt *p_ptt,
1313 u32 *dump_buf,
1314 bool dump,
1315 u8 num_specific_global_params)
1316{
1317 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1318 u32 offset = 0;
1319 u8 num_params;
1320
1321 /* Dump global params section header */
1322 num_params = NUM_COMMON_GLOBAL_PARAMS + num_specific_global_params +
1323 (dev_data->chip_id == CHIP_BB ? 1 : 0);
1324 offset += qed_dump_section_hdr(dump_buf + offset,
1325 dump, "global_params", num_params);
1326
1327 /* Store params */
1328 offset += qed_dump_fw_ver_param(p_hwfn, p_ptt, dump_buf + offset, dump);
1329 offset += qed_dump_mfw_ver_param(p_hwfn,
1330 p_ptt, dump_buf + offset, dump);
1331 offset += qed_dump_chip_revision_param(p_hwfn,
1332 p_ptt, dump_buf + offset, dump);
1333 offset += qed_dump_num_param(dump_buf + offset,
1334 dump, "tools-version", TOOLS_VERSION);
1335 offset += qed_dump_str_param(dump_buf + offset,
1336 dump,
1337 "chip",
1338 s_chip_defs[dev_data->chip_id].name);
1339 offset += qed_dump_str_param(dump_buf + offset,
1340 dump,
1341 "platform",
1342 s_hw_type_defs[dev_data->hw_type].name);
1343 offset += qed_dump_num_param(dump_buf + offset,
1344 dump, "pci-func", p_hwfn->abs_pf_id);
1345 offset += qed_dump_num_param(dump_buf + offset,
1346 dump, "epoch", qed_get_epoch_time());
1347 if (dev_data->chip_id == CHIP_BB)
1348 offset += qed_dump_num_param(dump_buf + offset,
1349 dump, "path", QED_PATH_ID(p_hwfn));
1350
1351 return offset;
1352}
1353
1354/* Writes the "last" section (including CRC) to the specified buffer at the
1355 * given offset. Returns the dumped size in dwords.
1356 */
1357static u32 qed_dump_last_section(u32 *dump_buf, u32 offset, bool dump)
1358{
1359 u32 start_offset = offset;
1360
1361 /* Dump CRC section header */
1362 offset += qed_dump_section_hdr(dump_buf + offset, dump, "last", 0);
1363
1364 /* Calculate CRC32 and add it to the dword after the "last" section */
1365 if (dump)
1366 *(dump_buf + offset) = ~crc32(0xffffffff,
1367 (u8 *)dump_buf,
1368 DWORDS_TO_BYTES(offset));
1369
1370 offset++;
1371
1372 return offset - start_offset;
1373}
1374
1375/* Update blocks reset state */
1376static void qed_update_blocks_reset_state(struct qed_hwfn *p_hwfn,
1377 struct qed_ptt *p_ptt)
1378{
1379 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1380 u32 reg_val[NUM_DBG_RESET_REGS] = { 0 };
1381 u8 rst_reg_id;
1382 u32 blk_id;
1383
1384 /* Read reset registers */
1385 for (rst_reg_id = 0; rst_reg_id < NUM_DBG_RESET_REGS; rst_reg_id++) {
1386 const struct dbg_reset_reg *rst_reg;
1387 bool rst_reg_removed;
1388 u32 rst_reg_addr;
1389
1390 rst_reg = qed_get_dbg_reset_reg(p_hwfn, rst_reg_id);
1391 rst_reg_removed = GET_FIELD(rst_reg->data,
1392 DBG_RESET_REG_IS_REMOVED);
1393 rst_reg_addr = DWORDS_TO_BYTES(GET_FIELD(rst_reg->data,
1394 DBG_RESET_REG_ADDR));
1395
1396 if (!rst_reg_removed)
1397 reg_val[rst_reg_id] = qed_rd(p_hwfn, p_ptt,
1398 rst_reg_addr);
1399 }
1400
1401 /* Check if blocks are in reset */
1402 for (blk_id = 0; blk_id < NUM_PHYS_BLOCKS; blk_id++) {
1403 const struct dbg_block_chip *blk;
1404 bool has_rst_reg;
1405 bool is_removed;
1406
1407 blk = qed_get_dbg_block_per_chip(p_hwfn, (enum block_id)blk_id);
1408 is_removed = GET_FIELD(blk->flags, DBG_BLOCK_CHIP_IS_REMOVED);
1409 has_rst_reg = GET_FIELD(blk->flags,
1410 DBG_BLOCK_CHIP_HAS_RESET_REG);
1411
1412 if (!is_removed && has_rst_reg)
1413 dev_data->block_in_reset[blk_id] =
1414 !(reg_val[blk->reset_reg_id] &
1415 BIT(blk->reset_reg_bit_offset));
1416 }
1417}
1418
1419/* is_mode_match recursive function */
1420static bool qed_is_mode_match_rec(struct qed_hwfn *p_hwfn,
1421 u16 *modes_buf_offset, u8 rec_depth)
1422{
1423 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1424 u8 *dbg_array;
1425 bool arg1, arg2;
1426 u8 tree_val;
1427
1428 if (rec_depth > MAX_RECURSION_DEPTH) {
1429 DP_NOTICE(p_hwfn,
1430 "Unexpected error: is_mode_match_rec exceeded the max recursion depth. This is probably due to a corrupt init/debug buffer.\n");
1431 return false;
1432 }
1433
1434 /* Get next element from modes tree buffer */
1435 dbg_array = p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr;
1436 tree_val = dbg_array[(*modes_buf_offset)++];
1437
1438 switch (tree_val) {
1439 case INIT_MODE_OP_NOT:
1440 return !qed_is_mode_match_rec(p_hwfn,
1441 modes_buf_offset, rec_depth + 1);
1442 case INIT_MODE_OP_OR:
1443 case INIT_MODE_OP_AND:
1444 arg1 = qed_is_mode_match_rec(p_hwfn,
1445 modes_buf_offset, rec_depth + 1);
1446 arg2 = qed_is_mode_match_rec(p_hwfn,
1447 modes_buf_offset, rec_depth + 1);
1448 return (tree_val == INIT_MODE_OP_OR) ? (arg1 ||
1449 arg2) : (arg1 && arg2);
1450 default:
1451 return dev_data->mode_enable[tree_val - MAX_INIT_MODE_OPS] > 0;
1452 }
1453}
1454
1455/* Returns true if the mode (specified using modes_buf_offset) is enabled */
1456static bool qed_is_mode_match(struct qed_hwfn *p_hwfn, u16 *modes_buf_offset)
1457{
1458 return qed_is_mode_match_rec(p_hwfn, modes_buf_offset, 0);
1459}
1460
1461/* Enable / disable the Debug block */
1462static void qed_bus_enable_dbg_block(struct qed_hwfn *p_hwfn,
1463 struct qed_ptt *p_ptt, bool enable)
1464{
1465 qed_wr(p_hwfn, p_ptt, DBG_REG_DBG_BLOCK_ON, enable ? 1 : 0);
1466}
1467
1468/* Resets the Debug block */
1469static void qed_bus_reset_dbg_block(struct qed_hwfn *p_hwfn,
1470 struct qed_ptt *p_ptt)
1471{
1472 u32 reset_reg_addr, old_reset_reg_val, new_reset_reg_val;
1473 const struct dbg_reset_reg *reset_reg;
1474 const struct dbg_block_chip *block;
1475
1476 block = qed_get_dbg_block_per_chip(p_hwfn, BLOCK_DBG);
1477 reset_reg = qed_get_dbg_reset_reg(p_hwfn, block->reset_reg_id);
1478 reset_reg_addr =
1479 DWORDS_TO_BYTES(GET_FIELD(reset_reg->data, DBG_RESET_REG_ADDR));
1480
1481 old_reset_reg_val = qed_rd(p_hwfn, p_ptt, reset_reg_addr);
1482 new_reset_reg_val =
1483 old_reset_reg_val & ~BIT(block->reset_reg_bit_offset);
1484
1485 qed_wr(p_hwfn, p_ptt, reset_reg_addr, new_reset_reg_val);
1486 qed_wr(p_hwfn, p_ptt, reset_reg_addr, old_reset_reg_val);
1487}
1488
1489/* Enable / disable Debug Bus clients according to the specified mask
1490 * (1 = enable, 0 = disable).
1491 */
1492static void qed_bus_enable_clients(struct qed_hwfn *p_hwfn,
1493 struct qed_ptt *p_ptt, u32 client_mask)
1494{
1495 qed_wr(p_hwfn, p_ptt, DBG_REG_CLIENT_ENABLE, client_mask);
1496}
1497
1498static void qed_bus_config_dbg_line(struct qed_hwfn *p_hwfn,
1499 struct qed_ptt *p_ptt,
1500 enum block_id block_id,
1501 u8 line_id,
1502 u8 enable_mask,
1503 u8 right_shift,
1504 u8 force_valid_mask, u8 force_frame_mask)
1505{
1506 const struct dbg_block_chip *block =
1507 qed_get_dbg_block_per_chip(p_hwfn, block_id);
1508
1509 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_select_reg_addr),
1510 line_id);
1511 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_dword_enable_reg_addr),
1512 enable_mask);
1513 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_shift_reg_addr),
1514 right_shift);
1515 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_force_valid_reg_addr),
1516 force_valid_mask);
1517 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_force_frame_reg_addr),
1518 force_frame_mask);
1519}
1520
1521/* Disable debug bus in all blocks */
1522static void qed_bus_disable_blocks(struct qed_hwfn *p_hwfn,
1523 struct qed_ptt *p_ptt)
1524{
1525 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1526 u32 block_id;
1527
1528 /* Disable all blocks */
1529 for (block_id = 0; block_id < MAX_BLOCK_ID; block_id++) {
1530 const struct dbg_block_chip *block_per_chip =
1531 qed_get_dbg_block_per_chip(p_hwfn,
1532 (enum block_id)block_id);
1533
1534 if (GET_FIELD(block_per_chip->flags,
1535 DBG_BLOCK_CHIP_IS_REMOVED) ||
1536 dev_data->block_in_reset[block_id])
1537 continue;
1538
1539 /* Disable debug bus */
1540 if (GET_FIELD(block_per_chip->flags,
1541 DBG_BLOCK_CHIP_HAS_DBG_BUS)) {
1542 u32 dbg_en_addr =
1543 block_per_chip->dbg_dword_enable_reg_addr;
1544 u16 modes_buf_offset =
1545 GET_FIELD(block_per_chip->dbg_bus_mode.data,
1546 DBG_MODE_HDR_MODES_BUF_OFFSET);
1547 bool eval_mode =
1548 GET_FIELD(block_per_chip->dbg_bus_mode.data,
1549 DBG_MODE_HDR_EVAL_MODE) > 0;
1550
1551 if (!eval_mode ||
1552 qed_is_mode_match(p_hwfn, &modes_buf_offset))
1553 qed_wr(p_hwfn, p_ptt,
1554 DWORDS_TO_BYTES(dbg_en_addr),
1555 0);
1556 }
1557 }
1558}
1559
1560/* Returns true if the specified entity (indicated by GRC param) should be
1561 * included in the dump, false otherwise.
1562 */
1563static bool qed_grc_is_included(struct qed_hwfn *p_hwfn,
1564 enum dbg_grc_params grc_param)
1565{
1566 return qed_grc_get_param(p_hwfn, grc_param) > 0;
1567}
1568
1569/* Returns the storm_id that matches the specified Storm letter,
1570 * or MAX_DBG_STORMS if invalid storm letter.
1571 */
1572static enum dbg_storms qed_get_id_from_letter(char storm_letter)
1573{
1574 u8 storm_id;
1575
1576 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++)
1577 if (s_storm_defs[storm_id].letter == storm_letter)
1578 return (enum dbg_storms)storm_id;
1579
1580 return MAX_DBG_STORMS;
1581}
1582
1583/* Returns true of the specified Storm should be included in the dump, false
1584 * otherwise.
1585 */
1586static bool qed_grc_is_storm_included(struct qed_hwfn *p_hwfn,
1587 enum dbg_storms storm)
1588{
1589 return qed_grc_get_param(p_hwfn, (enum dbg_grc_params)storm) > 0;
1590}
1591
1592/* Returns true if the specified memory should be included in the dump, false
1593 * otherwise.
1594 */
1595static bool qed_grc_is_mem_included(struct qed_hwfn *p_hwfn,
1596 enum block_id block_id, u8 mem_group_id)
1597{
1598 const struct dbg_block *block;
1599 u8 i;
1600
1601 block = get_dbg_block(p_hwfn, block_id);
1602
1603 /* If the block is associated with a Storm, check Storm match */
1604 if (block->associated_storm_letter) {
1605 enum dbg_storms associated_storm_id =
1606 qed_get_id_from_letter(block->associated_storm_letter);
1607
1608 if (associated_storm_id == MAX_DBG_STORMS ||
1609 !qed_grc_is_storm_included(p_hwfn, associated_storm_id))
1610 return false;
1611 }
1612
1613 for (i = 0; i < NUM_BIG_RAM_TYPES; i++) {
1614 struct big_ram_defs *big_ram = &s_big_ram_defs[i];
1615
1616 if (mem_group_id == big_ram->mem_group_id ||
1617 mem_group_id == big_ram->ram_mem_group_id)
1618 return qed_grc_is_included(p_hwfn, big_ram->grc_param);
1619 }
1620
1621 switch (mem_group_id) {
1622 case MEM_GROUP_PXP_ILT:
1623 case MEM_GROUP_PXP_MEM:
1624 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_PXP);
1625 case MEM_GROUP_RAM:
1626 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_RAM);
1627 case MEM_GROUP_PBUF:
1628 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_PBUF);
1629 case MEM_GROUP_CAU_MEM:
1630 case MEM_GROUP_CAU_SB:
1631 case MEM_GROUP_CAU_PI:
1632 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CAU);
1633 case MEM_GROUP_CAU_MEM_EXT:
1634 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CAU_EXT);
1635 case MEM_GROUP_QM_MEM:
1636 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_QM);
1637 case MEM_GROUP_CFC_MEM:
1638 case MEM_GROUP_CONN_CFC_MEM:
1639 case MEM_GROUP_TASK_CFC_MEM:
1640 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CFC) ||
1641 qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CM_CTX);
1642 case MEM_GROUP_DORQ_MEM:
1643 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_DORQ);
1644 case MEM_GROUP_IGU_MEM:
1645 case MEM_GROUP_IGU_MSIX:
1646 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_IGU);
1647 case MEM_GROUP_MULD_MEM:
1648 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_MULD);
1649 case MEM_GROUP_PRS_MEM:
1650 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_PRS);
1651 case MEM_GROUP_DMAE_MEM:
1652 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_DMAE);
1653 case MEM_GROUP_TM_MEM:
1654 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_TM);
1655 case MEM_GROUP_SDM_MEM:
1656 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_SDM);
1657 case MEM_GROUP_TDIF_CTX:
1658 case MEM_GROUP_RDIF_CTX:
1659 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_DIF);
1660 case MEM_GROUP_CM_MEM:
1661 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CM);
1662 case MEM_GROUP_IOR:
1663 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_IOR);
1664 default:
1665 return true;
1666 }
1667}
1668
1669/* Stalls all Storms */
1670static void qed_grc_stall_storms(struct qed_hwfn *p_hwfn,
1671 struct qed_ptt *p_ptt, bool stall)
1672{
1673 u32 reg_addr;
1674 u8 storm_id;
1675
1676 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
1677 if (!qed_grc_is_storm_included(p_hwfn,
1678 (enum dbg_storms)storm_id))
1679 continue;
1680
1681 reg_addr = s_storm_defs[storm_id].sem_fast_mem_addr +
1682 SEM_FAST_REG_STALL_0;
1683 qed_wr(p_hwfn, p_ptt, reg_addr, stall ? 1 : 0);
1684 }
1685
1686 msleep(STALL_DELAY_MS);
1687}
1688
1689/* Takes all blocks out of reset. If rbc_only is true, only RBC clients are
1690 * taken out of reset.
1691 */
1692static void qed_grc_unreset_blocks(struct qed_hwfn *p_hwfn,
1693 struct qed_ptt *p_ptt, bool rbc_only)
1694{
1695 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1696 u8 chip_id = dev_data->chip_id;
1697 u32 i;
1698
1699 /* Take RBCs out of reset */
1700 for (i = 0; i < ARRAY_SIZE(s_rbc_reset_defs); i++)
1701 if (s_rbc_reset_defs[i].reset_val[dev_data->chip_id])
1702 qed_wr(p_hwfn,
1703 p_ptt,
1704 s_rbc_reset_defs[i].reset_reg_addr +
1705 RESET_REG_UNRESET_OFFSET,
1706 s_rbc_reset_defs[i].reset_val[chip_id]);
1707
1708 if (!rbc_only) {
1709 u32 reg_val[NUM_DBG_RESET_REGS] = { 0 };
1710 u8 reset_reg_id;
1711 u32 block_id;
1712
1713 /* Fill reset regs values */
1714 for (block_id = 0; block_id < NUM_PHYS_BLOCKS; block_id++) {
1715 bool is_removed, has_reset_reg, unreset_before_dump;
1716 const struct dbg_block_chip *block;
1717
1718 block = qed_get_dbg_block_per_chip(p_hwfn,
1719 (enum block_id)
1720 block_id);
1721 is_removed =
1722 GET_FIELD(block->flags, DBG_BLOCK_CHIP_IS_REMOVED);
1723 has_reset_reg =
1724 GET_FIELD(block->flags,
1725 DBG_BLOCK_CHIP_HAS_RESET_REG);
1726 unreset_before_dump =
1727 GET_FIELD(block->flags,
1728 DBG_BLOCK_CHIP_UNRESET_BEFORE_DUMP);
1729
1730 if (!is_removed && has_reset_reg && unreset_before_dump)
1731 reg_val[block->reset_reg_id] |=
1732 BIT(block->reset_reg_bit_offset);
1733 }
1734
1735 /* Write reset registers */
1736 for (reset_reg_id = 0; reset_reg_id < NUM_DBG_RESET_REGS;
1737 reset_reg_id++) {
1738 const struct dbg_reset_reg *reset_reg;
1739 u32 reset_reg_addr;
1740
1741 reset_reg = qed_get_dbg_reset_reg(p_hwfn, reset_reg_id);
1742
1743 if (GET_FIELD
1744 (reset_reg->data, DBG_RESET_REG_IS_REMOVED))
1745 continue;
1746
1747 if (reg_val[reset_reg_id]) {
1748 reset_reg_addr =
1749 GET_FIELD(reset_reg->data,
1750 DBG_RESET_REG_ADDR);
1751 qed_wr(p_hwfn,
1752 p_ptt,
1753 DWORDS_TO_BYTES(reset_reg_addr) +
1754 RESET_REG_UNRESET_OFFSET,
1755 reg_val[reset_reg_id]);
1756 }
1757 }
1758 }
1759}
1760
1761/* Returns the attention block data of the specified block */
1762static const struct dbg_attn_block_type_data *
1763qed_get_block_attn_data(struct qed_hwfn *p_hwfn,
1764 enum block_id block_id, enum dbg_attn_type attn_type)
1765{
1766 const struct dbg_attn_block *base_attn_block_arr =
1767 (const struct dbg_attn_block *)
1768 p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_BLOCKS].ptr;
1769
1770 return &base_attn_block_arr[block_id].per_type_data[attn_type];
1771}
1772
1773/* Returns the attention registers of the specified block */
1774static const struct dbg_attn_reg *
1775qed_get_block_attn_regs(struct qed_hwfn *p_hwfn,
1776 enum block_id block_id, enum dbg_attn_type attn_type,
1777 u8 *num_attn_regs)
1778{
1779 const struct dbg_attn_block_type_data *block_type_data =
1780 qed_get_block_attn_data(p_hwfn, block_id, attn_type);
1781
1782 *num_attn_regs = block_type_data->num_regs;
1783
1784 return (const struct dbg_attn_reg *)
1785 p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_REGS].ptr +
1786 block_type_data->regs_offset;
1787}
1788
1789/* For each block, clear the status of all parities */
1790static void qed_grc_clear_all_prty(struct qed_hwfn *p_hwfn,
1791 struct qed_ptt *p_ptt)
1792{
1793 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1794 const struct dbg_attn_reg *attn_reg_arr;
1795 u32 block_id, sts_clr_address;
1796 u8 reg_idx, num_attn_regs;
1797
1798 for (block_id = 0; block_id < NUM_PHYS_BLOCKS; block_id++) {
1799 if (dev_data->block_in_reset[block_id])
1800 continue;
1801
1802 attn_reg_arr = qed_get_block_attn_regs(p_hwfn,
1803 (enum block_id)block_id,
1804 ATTN_TYPE_PARITY,
1805 &num_attn_regs);
1806
1807 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) {
1808 const struct dbg_attn_reg *reg_data =
1809 &attn_reg_arr[reg_idx];
1810 u16 modes_buf_offset;
1811 bool eval_mode;
1812
1813 /* Check mode */
1814 eval_mode = GET_FIELD(reg_data->mode.data,
1815 DBG_MODE_HDR_EVAL_MODE) > 0;
1816 modes_buf_offset =
1817 GET_FIELD(reg_data->mode.data,
1818 DBG_MODE_HDR_MODES_BUF_OFFSET);
1819
1820 sts_clr_address = reg_data->sts_clr_address;
1821 /* If Mode match: clear parity status */
1822 if (!eval_mode ||
1823 qed_is_mode_match(p_hwfn, &modes_buf_offset))
1824 qed_rd(p_hwfn, p_ptt,
1825 DWORDS_TO_BYTES(sts_clr_address));
1826 }
1827 }
1828}
1829
1830/* Finds the meta data image in NVRAM */
1831static enum dbg_status qed_find_nvram_image(struct qed_hwfn *p_hwfn,
1832 struct qed_ptt *p_ptt,
1833 u32 image_type,
1834 u32 *nvram_offset_bytes,
1835 u32 *nvram_size_bytes,
1836 bool b_can_sleep)
1837{
1838 u32 ret_mcp_resp, ret_mcp_param, ret_txn_size;
1839 struct mcp_file_att file_att;
1840 int nvm_result;
1841
1842 /* Call NVRAM get file command */
1843 nvm_result = qed_mcp_nvm_rd_cmd(p_hwfn,
1844 p_ptt,
1845 DRV_MSG_CODE_NVM_GET_FILE_ATT,
1846 image_type,
1847 &ret_mcp_resp,
1848 &ret_mcp_param,
1849 &ret_txn_size,
1850 (u32 *)&file_att,
1851 b_can_sleep);
1852
1853 /* Check response */
1854 if (nvm_result || (ret_mcp_resp & FW_MSG_CODE_MASK) !=
1855 FW_MSG_CODE_NVM_OK)
1856 return DBG_STATUS_NVRAM_GET_IMAGE_FAILED;
1857
1858 /* Update return values */
1859 *nvram_offset_bytes = file_att.nvm_start_addr;
1860 *nvram_size_bytes = file_att.len;
1861
1862 DP_VERBOSE(p_hwfn,
1863 QED_MSG_DEBUG,
1864 "find_nvram_image: found NVRAM image of type %d in NVRAM offset %d bytes with size %d bytes\n",
1865 image_type, *nvram_offset_bytes, *nvram_size_bytes);
1866
1867 /* Check alignment */
1868 if (*nvram_size_bytes & 0x3)
1869 return DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE;
1870
1871 return DBG_STATUS_OK;
1872}
1873
1874/* Reads data from NVRAM */
1875static enum dbg_status qed_nvram_read(struct qed_hwfn *p_hwfn,
1876 struct qed_ptt *p_ptt,
1877 u32 nvram_offset_bytes,
1878 u32 nvram_size_bytes,
1879 u32 *ret_buf,
1880 bool b_can_sleep)
1881{
1882 u32 ret_mcp_resp, ret_mcp_param, ret_read_size, bytes_to_copy;
1883 s32 bytes_left = nvram_size_bytes;
1884 u32 read_offset = 0, param = 0;
1885
1886 DP_VERBOSE(p_hwfn,
1887 QED_MSG_DEBUG,
1888 "nvram_read: reading image of size %d bytes from NVRAM\n",
1889 nvram_size_bytes);
1890
1891 do {
1892 bytes_to_copy =
1893 (bytes_left >
1894 MCP_DRV_NVM_BUF_LEN) ? MCP_DRV_NVM_BUF_LEN : bytes_left;
1895
1896 /* Call NVRAM read command */
1897 SET_MFW_FIELD(param,
1898 DRV_MB_PARAM_NVM_OFFSET,
1899 nvram_offset_bytes + read_offset);
1900 SET_MFW_FIELD(param, DRV_MB_PARAM_NVM_LEN, bytes_to_copy);
1901 if (qed_mcp_nvm_rd_cmd(p_hwfn, p_ptt,
1902 DRV_MSG_CODE_NVM_READ_NVRAM, param,
1903 &ret_mcp_resp,
1904 &ret_mcp_param, &ret_read_size,
1905 (u32 *)((u8 *)ret_buf + read_offset),
1906 b_can_sleep))
1907 return DBG_STATUS_NVRAM_READ_FAILED;
1908
1909 /* Check response */
1910 if ((ret_mcp_resp & FW_MSG_CODE_MASK) != FW_MSG_CODE_NVM_OK)
1911 return DBG_STATUS_NVRAM_READ_FAILED;
1912
1913 /* Update read offset */
1914 read_offset += ret_read_size;
1915 bytes_left -= ret_read_size;
1916 } while (bytes_left > 0);
1917
1918 return DBG_STATUS_OK;
1919}
1920
1921/* Dumps GRC registers section header. Returns the dumped size in dwords.
1922 * the following parameters are dumped:
1923 * - count: no. of dumped entries
1924 * - split_type: split type
1925 * - split_id: split ID (dumped only if split_id != SPLIT_TYPE_NONE)
1926 * - reg_type_name: register type name (dumped only if reg_type_name != NULL)
1927 */
1928static u32 qed_grc_dump_regs_hdr(u32 *dump_buf,
1929 bool dump,
1930 u32 num_reg_entries,
1931 enum init_split_types split_type,
1932 u8 split_id, const char *reg_type_name)
1933{
1934 u8 num_params = 2 +
1935 (split_type != SPLIT_TYPE_NONE ? 1 : 0) + (reg_type_name ? 1 : 0);
1936 u32 offset = 0;
1937
1938 offset += qed_dump_section_hdr(dump_buf + offset,
1939 dump, "grc_regs", num_params);
1940 offset += qed_dump_num_param(dump_buf + offset,
1941 dump, "count", num_reg_entries);
1942 offset += qed_dump_str_param(dump_buf + offset,
1943 dump, "split",
1944 s_split_type_defs[split_type].name);
1945 if (split_type != SPLIT_TYPE_NONE)
1946 offset += qed_dump_num_param(dump_buf + offset,
1947 dump, "id", split_id);
1948 if (reg_type_name)
1949 offset += qed_dump_str_param(dump_buf + offset,
1950 dump, "type", reg_type_name);
1951
1952 return offset;
1953}
1954
1955/* Reads the specified registers into the specified buffer.
1956 * The addr and len arguments are specified in dwords.
1957 */
1958void qed_read_regs(struct qed_hwfn *p_hwfn,
1959 struct qed_ptt *p_ptt, u32 *buf, u32 addr, u32 len)
1960{
1961 u32 i;
1962
1963 for (i = 0; i < len; i++)
1964 buf[i] = qed_rd(p_hwfn, p_ptt, DWORDS_TO_BYTES(addr + i));
1965}
1966
1967/* Dumps the GRC registers in the specified address range.
1968 * Returns the dumped size in dwords.
1969 * The addr and len arguments are specified in dwords.
1970 */
1971static u32 qed_grc_dump_addr_range(struct qed_hwfn *p_hwfn,
1972 struct qed_ptt *p_ptt,
1973 u32 *dump_buf,
1974 bool dump, u32 addr, u32 len, bool wide_bus,
1975 enum init_split_types split_type,
1976 u8 split_id)
1977{
1978 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1979 u8 port_id = 0, pf_id = 0, vf_id = 0;
1980 bool read_using_dmae = false;
1981 u32 thresh;
1982 u16 fid;
1983
1984 if (!dump)
1985 return len;
1986
1987 switch (split_type) {
1988 case SPLIT_TYPE_PORT:
1989 port_id = split_id;
1990 break;
1991 case SPLIT_TYPE_PF:
1992 pf_id = split_id;
1993 break;
1994 case SPLIT_TYPE_PORT_PF:
1995 port_id = split_id / dev_data->num_pfs_per_port;
1996 pf_id = port_id + dev_data->num_ports *
1997 (split_id % dev_data->num_pfs_per_port);
1998 break;
1999 case SPLIT_TYPE_VF:
2000 vf_id = split_id;
2001 break;
2002 default:
2003 break;
2004 }
2005
2006 /* Try reading using DMAE */
2007 if (dev_data->use_dmae && split_type != SPLIT_TYPE_VF &&
2008 (len >= s_hw_type_defs[dev_data->hw_type].dmae_thresh ||
2009 (PROTECT_WIDE_BUS && wide_bus))) {
2010 struct qed_dmae_params dmae_params;
2011
2012 /* Set DMAE params */
2013 memset(&dmae_params, 0, sizeof(dmae_params));
2014 SET_FIELD(dmae_params.flags, QED_DMAE_PARAMS_COMPLETION_DST, 1);
2015 switch (split_type) {
2016 case SPLIT_TYPE_PORT:
2017 SET_FIELD(dmae_params.flags, QED_DMAE_PARAMS_PORT_VALID,
2018 1);
2019 dmae_params.port_id = port_id;
2020 break;
2021 case SPLIT_TYPE_PF:
2022 SET_FIELD(dmae_params.flags,
2023 QED_DMAE_PARAMS_SRC_PF_VALID, 1);
2024 dmae_params.src_pfid = pf_id;
2025 break;
2026 case SPLIT_TYPE_PORT_PF:
2027 SET_FIELD(dmae_params.flags, QED_DMAE_PARAMS_PORT_VALID,
2028 1);
2029 SET_FIELD(dmae_params.flags,
2030 QED_DMAE_PARAMS_SRC_PF_VALID, 1);
2031 dmae_params.port_id = port_id;
2032 dmae_params.src_pfid = pf_id;
2033 break;
2034 default:
2035 break;
2036 }
2037
2038 /* Execute DMAE command */
2039 read_using_dmae = !qed_dmae_grc2host(p_hwfn,
2040 p_ptt,
2041 DWORDS_TO_BYTES(addr),
2042 (u64)(uintptr_t)(dump_buf),
2043 len, &dmae_params);
2044 if (!read_using_dmae) {
2045 dev_data->use_dmae = 0;
2046 DP_VERBOSE(p_hwfn,
2047 QED_MSG_DEBUG,
2048 "Failed reading from chip using DMAE, using GRC instead\n");
2049 }
2050 }
2051
2052 if (read_using_dmae)
2053 goto print_log;
2054
2055 /* If not read using DMAE, read using GRC */
2056
2057 /* Set pretend */
2058 if (split_type != dev_data->pretend.split_type ||
2059 split_id != dev_data->pretend.split_id) {
2060 switch (split_type) {
2061 case SPLIT_TYPE_PORT:
2062 qed_port_pretend(p_hwfn, p_ptt, port_id);
2063 break;
2064 case SPLIT_TYPE_PF:
2065 fid = FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_PFID,
2066 pf_id);
2067 qed_fid_pretend(p_hwfn, p_ptt, fid);
2068 break;
2069 case SPLIT_TYPE_PORT_PF:
2070 fid = FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_PFID,
2071 pf_id);
2072 qed_port_fid_pretend(p_hwfn, p_ptt, port_id, fid);
2073 break;
2074 case SPLIT_TYPE_VF:
2075 fid = FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_VFVALID, 1)
2076 | FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_VFID,
2077 vf_id);
2078 qed_fid_pretend(p_hwfn, p_ptt, fid);
2079 break;
2080 default:
2081 break;
2082 }
2083
2084 dev_data->pretend.split_type = (u8)split_type;
2085 dev_data->pretend.split_id = split_id;
2086 }
2087
2088 /* Read registers using GRC */
2089 qed_read_regs(p_hwfn, p_ptt, dump_buf, addr, len);
2090
2091print_log:
2092 /* Print log */
2093 dev_data->num_regs_read += len;
2094 thresh = s_hw_type_defs[dev_data->hw_type].log_thresh;
2095 if ((dev_data->num_regs_read / thresh) >
2096 ((dev_data->num_regs_read - len) / thresh))
2097 DP_VERBOSE(p_hwfn,
2098 QED_MSG_DEBUG,
2099 "Dumped %d registers...\n", dev_data->num_regs_read);
2100
2101 return len;
2102}
2103
2104/* Dumps GRC registers sequence header. Returns the dumped size in dwords.
2105 * The addr and len arguments are specified in dwords.
2106 */
2107static u32 qed_grc_dump_reg_entry_hdr(u32 *dump_buf,
2108 bool dump, u32 addr, u32 len)
2109{
2110 if (dump)
2111 *dump_buf = addr | (len << REG_DUMP_LEN_SHIFT);
2112
2113 return 1;
2114}
2115
2116/* Dumps GRC registers sequence. Returns the dumped size in dwords.
2117 * The addr and len arguments are specified in dwords.
2118 */
2119static u32 qed_grc_dump_reg_entry(struct qed_hwfn *p_hwfn,
2120 struct qed_ptt *p_ptt,
2121 u32 *dump_buf,
2122 bool dump, u32 addr, u32 len, bool wide_bus,
2123 enum init_split_types split_type, u8 split_id)
2124{
2125 u32 offset = 0;
2126
2127 offset += qed_grc_dump_reg_entry_hdr(dump_buf, dump, addr, len);
2128 offset += qed_grc_dump_addr_range(p_hwfn,
2129 p_ptt,
2130 dump_buf + offset,
2131 dump, addr, len, wide_bus,
2132 split_type, split_id);
2133
2134 return offset;
2135}
2136
2137/* Dumps GRC registers sequence with skip cycle.
2138 * Returns the dumped size in dwords.
2139 * - addr: start GRC address in dwords
2140 * - total_len: total no. of dwords to dump
2141 * - read_len: no. consecutive dwords to read
2142 * - skip_len: no. of dwords to skip (and fill with zeros)
2143 */
2144static u32 qed_grc_dump_reg_entry_skip(struct qed_hwfn *p_hwfn,
2145 struct qed_ptt *p_ptt,
2146 u32 *dump_buf,
2147 bool dump,
2148 u32 addr,
2149 u32 total_len,
2150 u32 read_len, u32 skip_len)
2151{
2152 u32 offset = 0, reg_offset = 0;
2153
2154 offset += qed_grc_dump_reg_entry_hdr(dump_buf, dump, addr, total_len);
2155
2156 if (!dump)
2157 return offset + total_len;
2158
2159 while (reg_offset < total_len) {
2160 u32 curr_len = min_t(u32, read_len, total_len - reg_offset);
2161
2162 offset += qed_grc_dump_addr_range(p_hwfn,
2163 p_ptt,
2164 dump_buf + offset,
2165 dump, addr, curr_len, false,
2166 SPLIT_TYPE_NONE, 0);
2167 reg_offset += curr_len;
2168 addr += curr_len;
2169
2170 if (reg_offset < total_len) {
2171 curr_len = min_t(u32, skip_len, total_len - skip_len);
2172 memset(dump_buf + offset, 0, DWORDS_TO_BYTES(curr_len));
2173 offset += curr_len;
2174 reg_offset += curr_len;
2175 addr += curr_len;
2176 }
2177 }
2178
2179 return offset;
2180}
2181
2182/* Dumps GRC registers entries. Returns the dumped size in dwords. */
2183static u32 qed_grc_dump_regs_entries(struct qed_hwfn *p_hwfn,
2184 struct qed_ptt *p_ptt,
2185 struct virt_mem_desc input_regs_arr,
2186 u32 *dump_buf,
2187 bool dump,
2188 enum init_split_types split_type,
2189 u8 split_id,
2190 bool block_enable[MAX_BLOCK_ID],
2191 u32 *num_dumped_reg_entries)
2192{
2193 u32 i, offset = 0, input_offset = 0;
2194 bool mode_match = true;
2195
2196 *num_dumped_reg_entries = 0;
2197
2198 while (input_offset < BYTES_TO_DWORDS(input_regs_arr.size)) {
2199 const struct dbg_dump_cond_hdr *cond_hdr =
2200 (const struct dbg_dump_cond_hdr *)
2201 input_regs_arr.ptr + input_offset++;
2202 u16 modes_buf_offset;
2203 bool eval_mode;
2204
2205 /* Check mode/block */
2206 eval_mode = GET_FIELD(cond_hdr->mode.data,
2207 DBG_MODE_HDR_EVAL_MODE) > 0;
2208 if (eval_mode) {
2209 modes_buf_offset =
2210 GET_FIELD(cond_hdr->mode.data,
2211 DBG_MODE_HDR_MODES_BUF_OFFSET);
2212 mode_match = qed_is_mode_match(p_hwfn,
2213 &modes_buf_offset);
2214 }
2215
2216 if (!mode_match || !block_enable[cond_hdr->block_id]) {
2217 input_offset += cond_hdr->data_size;
2218 continue;
2219 }
2220
2221 for (i = 0; i < cond_hdr->data_size; i++, input_offset++) {
2222 const struct dbg_dump_reg *reg =
2223 (const struct dbg_dump_reg *)
2224 input_regs_arr.ptr + input_offset;
2225 u32 addr, len;
2226 bool wide_bus;
2227
2228 addr = GET_FIELD(reg->data, DBG_DUMP_REG_ADDRESS);
2229 len = GET_FIELD(reg->data, DBG_DUMP_REG_LENGTH);
2230 wide_bus = GET_FIELD(reg->data, DBG_DUMP_REG_WIDE_BUS);
2231 offset += qed_grc_dump_reg_entry(p_hwfn,
2232 p_ptt,
2233 dump_buf + offset,
2234 dump,
2235 addr,
2236 len,
2237 wide_bus,
2238 split_type, split_id);
2239 (*num_dumped_reg_entries)++;
2240 }
2241 }
2242
2243 return offset;
2244}
2245
2246/* Dumps GRC registers entries. Returns the dumped size in dwords. */
2247static u32 qed_grc_dump_split_data(struct qed_hwfn *p_hwfn,
2248 struct qed_ptt *p_ptt,
2249 struct virt_mem_desc input_regs_arr,
2250 u32 *dump_buf,
2251 bool dump,
2252 bool block_enable[MAX_BLOCK_ID],
2253 enum init_split_types split_type,
2254 u8 split_id, const char *reg_type_name)
2255{
2256 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2257 enum init_split_types hdr_split_type = split_type;
2258 u32 num_dumped_reg_entries, offset;
2259 u8 hdr_split_id = split_id;
2260
2261 /* In PORT_PF split type, print a port split header */
2262 if (split_type == SPLIT_TYPE_PORT_PF) {
2263 hdr_split_type = SPLIT_TYPE_PORT;
2264 hdr_split_id = split_id / dev_data->num_pfs_per_port;
2265 }
2266
2267 /* Calculate register dump header size (and skip it for now) */
2268 offset = qed_grc_dump_regs_hdr(dump_buf,
2269 false,
2270 0,
2271 hdr_split_type,
2272 hdr_split_id, reg_type_name);
2273
2274 /* Dump registers */
2275 offset += qed_grc_dump_regs_entries(p_hwfn,
2276 p_ptt,
2277 input_regs_arr,
2278 dump_buf + offset,
2279 dump,
2280 split_type,
2281 split_id,
2282 block_enable,
2283 &num_dumped_reg_entries);
2284
2285 /* Write register dump header */
2286 if (dump && num_dumped_reg_entries > 0)
2287 qed_grc_dump_regs_hdr(dump_buf,
2288 dump,
2289 num_dumped_reg_entries,
2290 hdr_split_type,
2291 hdr_split_id, reg_type_name);
2292
2293 return num_dumped_reg_entries > 0 ? offset : 0;
2294}
2295
2296/* Dumps registers according to the input registers array. Returns the dumped
2297 * size in dwords.
2298 */
2299static u32 qed_grc_dump_registers(struct qed_hwfn *p_hwfn,
2300 struct qed_ptt *p_ptt,
2301 u32 *dump_buf,
2302 bool dump,
2303 bool block_enable[MAX_BLOCK_ID],
2304 const char *reg_type_name)
2305{
2306 struct virt_mem_desc *dbg_buf =
2307 &p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_REG];
2308 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2309 u32 offset = 0, input_offset = 0;
2310
2311 while (input_offset < BYTES_TO_DWORDS(dbg_buf->size)) {
2312 const struct dbg_dump_split_hdr *split_hdr;
2313 struct virt_mem_desc curr_input_regs_arr;
2314 enum init_split_types split_type;
2315 u16 split_count = 0;
2316 u32 split_data_size;
2317 u8 split_id;
2318
2319 split_hdr =
2320 (const struct dbg_dump_split_hdr *)
2321 dbg_buf->ptr + input_offset++;
2322 split_type =
2323 GET_FIELD(split_hdr->hdr,
2324 DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID);
2325 split_data_size = GET_FIELD(split_hdr->hdr,
2326 DBG_DUMP_SPLIT_HDR_DATA_SIZE);
2327 curr_input_regs_arr.ptr =
2328 (u32 *)p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_REG].ptr +
2329 input_offset;
2330 curr_input_regs_arr.size = DWORDS_TO_BYTES(split_data_size);
2331
2332 switch (split_type) {
2333 case SPLIT_TYPE_NONE:
2334 split_count = 1;
2335 break;
2336 case SPLIT_TYPE_PORT:
2337 split_count = dev_data->num_ports;
2338 break;
2339 case SPLIT_TYPE_PF:
2340 case SPLIT_TYPE_PORT_PF:
2341 split_count = dev_data->num_ports *
2342 dev_data->num_pfs_per_port;
2343 break;
2344 case SPLIT_TYPE_VF:
2345 split_count = dev_data->num_vfs;
2346 break;
2347 default:
2348 return 0;
2349 }
2350
2351 for (split_id = 0; split_id < split_count; split_id++)
2352 offset += qed_grc_dump_split_data(p_hwfn, p_ptt,
2353 curr_input_regs_arr,
2354 dump_buf + offset,
2355 dump, block_enable,
2356 split_type,
2357 split_id,
2358 reg_type_name);
2359
2360 input_offset += split_data_size;
2361 }
2362
2363 /* Cancel pretends (pretend to original PF) */
2364 if (dump) {
2365 qed_fid_pretend(p_hwfn, p_ptt,
2366 FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_PFID,
2367 p_hwfn->rel_pf_id));
2368 dev_data->pretend.split_type = SPLIT_TYPE_NONE;
2369 dev_data->pretend.split_id = 0;
2370 }
2371
2372 return offset;
2373}
2374
2375/* Dump reset registers. Returns the dumped size in dwords. */
2376static u32 qed_grc_dump_reset_regs(struct qed_hwfn *p_hwfn,
2377 struct qed_ptt *p_ptt,
2378 u32 *dump_buf, bool dump)
2379{
2380 u32 offset = 0, num_regs = 0;
2381 u8 reset_reg_id;
2382
2383 /* Calculate header size */
2384 offset += qed_grc_dump_regs_hdr(dump_buf,
2385 false,
2386 0, SPLIT_TYPE_NONE, 0, "RESET_REGS");
2387
2388 /* Write reset registers */
2389 for (reset_reg_id = 0; reset_reg_id < NUM_DBG_RESET_REGS;
2390 reset_reg_id++) {
2391 const struct dbg_reset_reg *reset_reg;
2392 u32 reset_reg_addr;
2393
2394 reset_reg = qed_get_dbg_reset_reg(p_hwfn, reset_reg_id);
2395
2396 if (GET_FIELD(reset_reg->data, DBG_RESET_REG_IS_REMOVED))
2397 continue;
2398
2399 reset_reg_addr = GET_FIELD(reset_reg->data, DBG_RESET_REG_ADDR);
2400 offset += qed_grc_dump_reg_entry(p_hwfn,
2401 p_ptt,
2402 dump_buf + offset,
2403 dump,
2404 reset_reg_addr,
2405 1, false, SPLIT_TYPE_NONE, 0);
2406 num_regs++;
2407 }
2408
2409 /* Write header */
2410 if (dump)
2411 qed_grc_dump_regs_hdr(dump_buf,
2412 true, num_regs, SPLIT_TYPE_NONE,
2413 0, "RESET_REGS");
2414
2415 return offset;
2416}
2417
2418/* Dump registers that are modified during GRC Dump and therefore must be
2419 * dumped first. Returns the dumped size in dwords.
2420 */
2421static u32 qed_grc_dump_modified_regs(struct qed_hwfn *p_hwfn,
2422 struct qed_ptt *p_ptt,
2423 u32 *dump_buf, bool dump)
2424{
2425 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2426 u32 block_id, offset = 0, stall_regs_offset;
2427 const struct dbg_attn_reg *attn_reg_arr;
2428 u8 storm_id, reg_idx, num_attn_regs;
2429 u32 num_reg_entries = 0;
2430
2431 /* Write empty header for attention registers */
2432 offset += qed_grc_dump_regs_hdr(dump_buf,
2433 false,
2434 0, SPLIT_TYPE_NONE, 0, "ATTN_REGS");
2435
2436 /* Write parity registers */
2437 for (block_id = 0; block_id < NUM_PHYS_BLOCKS; block_id++) {
2438 if (dev_data->block_in_reset[block_id] && dump)
2439 continue;
2440
2441 attn_reg_arr = qed_get_block_attn_regs(p_hwfn,
2442 (enum block_id)block_id,
2443 ATTN_TYPE_PARITY,
2444 &num_attn_regs);
2445
2446 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) {
2447 const struct dbg_attn_reg *reg_data =
2448 &attn_reg_arr[reg_idx];
2449 u16 modes_buf_offset;
2450 bool eval_mode;
2451 u32 addr;
2452
2453 /* Check mode */
2454 eval_mode = GET_FIELD(reg_data->mode.data,
2455 DBG_MODE_HDR_EVAL_MODE) > 0;
2456 modes_buf_offset =
2457 GET_FIELD(reg_data->mode.data,
2458 DBG_MODE_HDR_MODES_BUF_OFFSET);
2459 if (eval_mode &&
2460 !qed_is_mode_match(p_hwfn, &modes_buf_offset))
2461 continue;
2462
2463 /* Mode match: read & dump registers */
2464 addr = reg_data->mask_address;
2465 offset += qed_grc_dump_reg_entry(p_hwfn,
2466 p_ptt,
2467 dump_buf + offset,
2468 dump,
2469 addr,
2470 1, false,
2471 SPLIT_TYPE_NONE, 0);
2472 addr = GET_FIELD(reg_data->data,
2473 DBG_ATTN_REG_STS_ADDRESS);
2474 offset += qed_grc_dump_reg_entry(p_hwfn,
2475 p_ptt,
2476 dump_buf + offset,
2477 dump,
2478 addr,
2479 1, false,
2480 SPLIT_TYPE_NONE, 0);
2481 num_reg_entries += 2;
2482 }
2483 }
2484
2485 /* Overwrite header for attention registers */
2486 if (dump)
2487 qed_grc_dump_regs_hdr(dump_buf,
2488 true,
2489 num_reg_entries,
2490 SPLIT_TYPE_NONE, 0, "ATTN_REGS");
2491
2492 /* Write empty header for stall registers */
2493 stall_regs_offset = offset;
2494 offset += qed_grc_dump_regs_hdr(dump_buf,
2495 false, 0, SPLIT_TYPE_NONE, 0, "REGS");
2496
2497 /* Write Storm stall status registers */
2498 for (storm_id = 0, num_reg_entries = 0; storm_id < MAX_DBG_STORMS;
2499 storm_id++) {
2500 struct storm_defs *storm = &s_storm_defs[storm_id];
2501 u32 addr;
2502
2503 if (dev_data->block_in_reset[storm->sem_block_id] && dump)
2504 continue;
2505
2506 addr =
2507 BYTES_TO_DWORDS(storm->sem_fast_mem_addr +
2508 SEM_FAST_REG_STALLED);
2509 offset += qed_grc_dump_reg_entry(p_hwfn,
2510 p_ptt,
2511 dump_buf + offset,
2512 dump,
2513 addr,
2514 1,
2515 false, SPLIT_TYPE_NONE, 0);
2516 num_reg_entries++;
2517 }
2518
2519 /* Overwrite header for stall registers */
2520 if (dump)
2521 qed_grc_dump_regs_hdr(dump_buf + stall_regs_offset,
2522 true,
2523 num_reg_entries,
2524 SPLIT_TYPE_NONE, 0, "REGS");
2525
2526 return offset;
2527}
2528
2529/* Dumps registers that can't be represented in the debug arrays */
2530static u32 qed_grc_dump_special_regs(struct qed_hwfn *p_hwfn,
2531 struct qed_ptt *p_ptt,
2532 u32 *dump_buf, bool dump)
2533{
2534 u32 offset = 0, addr;
2535
2536 offset += qed_grc_dump_regs_hdr(dump_buf,
2537 dump, 2, SPLIT_TYPE_NONE, 0, "REGS");
2538
2539 /* Dump R/TDIF_REG_DEBUG_ERROR_INFO_SIZE (every 8'th register should be
2540 * skipped).
2541 */
2542 addr = BYTES_TO_DWORDS(RDIF_REG_DEBUG_ERROR_INFO);
2543 offset += qed_grc_dump_reg_entry_skip(p_hwfn,
2544 p_ptt,
2545 dump_buf + offset,
2546 dump,
2547 addr,
2548 RDIF_REG_DEBUG_ERROR_INFO_SIZE,
2549 7,
2550 1);
2551 addr = BYTES_TO_DWORDS(TDIF_REG_DEBUG_ERROR_INFO);
2552 offset +=
2553 qed_grc_dump_reg_entry_skip(p_hwfn,
2554 p_ptt,
2555 dump_buf + offset,
2556 dump,
2557 addr,
2558 TDIF_REG_DEBUG_ERROR_INFO_SIZE,
2559 7,
2560 1);
2561
2562 return offset;
2563}
2564
2565/* Dumps a GRC memory header (section and params). Returns the dumped size in
2566 * dwords. The following parameters are dumped:
2567 * - name: dumped only if it's not NULL.
2568 * - addr: in dwords, dumped only if name is NULL.
2569 * - len: in dwords, always dumped.
2570 * - width: dumped if it's not zero.
2571 * - packed: dumped only if it's not false.
2572 * - mem_group: always dumped.
2573 * - is_storm: true only if the memory is related to a Storm.
2574 * - storm_letter: valid only if is_storm is true.
2575 *
2576 */
2577static u32 qed_grc_dump_mem_hdr(struct qed_hwfn *p_hwfn,
2578 u32 *dump_buf,
2579 bool dump,
2580 const char *name,
2581 u32 addr,
2582 u32 len,
2583 u32 bit_width,
2584 bool packed,
2585 const char *mem_group, char storm_letter)
2586{
2587 u8 num_params = 3;
2588 u32 offset = 0;
2589 char buf[64];
2590
2591 if (!len)
2592 DP_NOTICE(p_hwfn,
2593 "Unexpected GRC Dump error: dumped memory size must be non-zero\n");
2594
2595 if (bit_width)
2596 num_params++;
2597 if (packed)
2598 num_params++;
2599
2600 /* Dump section header */
2601 offset += qed_dump_section_hdr(dump_buf + offset,
2602 dump, "grc_mem", num_params);
2603
2604 if (name) {
2605 /* Dump name */
2606 if (storm_letter) {
2607 strcpy(buf, "?STORM_");
2608 buf[0] = storm_letter;
2609 strcpy(buf + strlen(buf), name);
2610 } else {
2611 strcpy(buf, name);
2612 }
2613
2614 offset += qed_dump_str_param(dump_buf + offset,
2615 dump, "name", buf);
2616 } else {
2617 /* Dump address */
2618 u32 addr_in_bytes = DWORDS_TO_BYTES(addr);
2619
2620 offset += qed_dump_num_param(dump_buf + offset,
2621 dump, "addr", addr_in_bytes);
2622 }
2623
2624 /* Dump len */
2625 offset += qed_dump_num_param(dump_buf + offset, dump, "len", len);
2626
2627 /* Dump bit width */
2628 if (bit_width)
2629 offset += qed_dump_num_param(dump_buf + offset,
2630 dump, "width", bit_width);
2631
2632 /* Dump packed */
2633 if (packed)
2634 offset += qed_dump_num_param(dump_buf + offset,
2635 dump, "packed", 1);
2636
2637 /* Dump reg type */
2638 if (storm_letter) {
2639 strcpy(buf, "?STORM_");
2640 buf[0] = storm_letter;
2641 strcpy(buf + strlen(buf), mem_group);
2642 } else {
2643 strcpy(buf, mem_group);
2644 }
2645
2646 offset += qed_dump_str_param(dump_buf + offset, dump, "type", buf);
2647
2648 return offset;
2649}
2650
2651/* Dumps a single GRC memory. If name is NULL, the memory is stored by address.
2652 * Returns the dumped size in dwords.
2653 * The addr and len arguments are specified in dwords.
2654 */
2655static u32 qed_grc_dump_mem(struct qed_hwfn *p_hwfn,
2656 struct qed_ptt *p_ptt,
2657 u32 *dump_buf,
2658 bool dump,
2659 const char *name,
2660 u32 addr,
2661 u32 len,
2662 bool wide_bus,
2663 u32 bit_width,
2664 bool packed,
2665 const char *mem_group, char storm_letter)
2666{
2667 u32 offset = 0;
2668
2669 offset += qed_grc_dump_mem_hdr(p_hwfn,
2670 dump_buf + offset,
2671 dump,
2672 name,
2673 addr,
2674 len,
2675 bit_width,
2676 packed, mem_group, storm_letter);
2677 offset += qed_grc_dump_addr_range(p_hwfn,
2678 p_ptt,
2679 dump_buf + offset,
2680 dump, addr, len, wide_bus,
2681 SPLIT_TYPE_NONE, 0);
2682
2683 return offset;
2684}
2685
2686/* Dumps GRC memories entries. Returns the dumped size in dwords. */
2687static u32 qed_grc_dump_mem_entries(struct qed_hwfn *p_hwfn,
2688 struct qed_ptt *p_ptt,
2689 struct virt_mem_desc input_mems_arr,
2690 u32 *dump_buf, bool dump)
2691{
2692 u32 i, offset = 0, input_offset = 0;
2693 bool mode_match = true;
2694
2695 while (input_offset < BYTES_TO_DWORDS(input_mems_arr.size)) {
2696 const struct dbg_dump_cond_hdr *cond_hdr;
2697 u16 modes_buf_offset;
2698 u32 num_entries;
2699 bool eval_mode;
2700
2701 cond_hdr =
2702 (const struct dbg_dump_cond_hdr *)input_mems_arr.ptr +
2703 input_offset++;
2704 num_entries = cond_hdr->data_size / MEM_DUMP_ENTRY_SIZE_DWORDS;
2705
2706 /* Check required mode */
2707 eval_mode = GET_FIELD(cond_hdr->mode.data,
2708 DBG_MODE_HDR_EVAL_MODE) > 0;
2709 if (eval_mode) {
2710 modes_buf_offset =
2711 GET_FIELD(cond_hdr->mode.data,
2712 DBG_MODE_HDR_MODES_BUF_OFFSET);
2713 mode_match = qed_is_mode_match(p_hwfn,
2714 &modes_buf_offset);
2715 }
2716
2717 if (!mode_match) {
2718 input_offset += cond_hdr->data_size;
2719 continue;
2720 }
2721
2722 for (i = 0; i < num_entries;
2723 i++, input_offset += MEM_DUMP_ENTRY_SIZE_DWORDS) {
2724 const struct dbg_dump_mem *mem =
2725 (const struct dbg_dump_mem *)((u32 *)
2726 input_mems_arr.ptr
2727 + input_offset);
2728 const struct dbg_block *block;
2729 char storm_letter = 0;
2730 u32 mem_addr, mem_len;
2731 bool mem_wide_bus;
2732 u8 mem_group_id;
2733
2734 mem_group_id = GET_FIELD(mem->dword0,
2735 DBG_DUMP_MEM_MEM_GROUP_ID);
2736 if (mem_group_id >= MEM_GROUPS_NUM) {
2737 DP_NOTICE(p_hwfn, "Invalid mem_group_id\n");
2738 return 0;
2739 }
2740
2741 if (!qed_grc_is_mem_included(p_hwfn,
2742 (enum block_id)
2743 cond_hdr->block_id,
2744 mem_group_id))
2745 continue;
2746
2747 mem_addr = GET_FIELD(mem->dword0, DBG_DUMP_MEM_ADDRESS);
2748 mem_len = GET_FIELD(mem->dword1, DBG_DUMP_MEM_LENGTH);
2749 mem_wide_bus = GET_FIELD(mem->dword1,
2750 DBG_DUMP_MEM_WIDE_BUS);
2751
2752 block = get_dbg_block(p_hwfn,
2753 cond_hdr->block_id);
2754
2755 /* If memory is associated with Storm,
2756 * update storm details
2757 */
2758 if (block->associated_storm_letter)
2759 storm_letter = block->associated_storm_letter;
2760
2761 /* Dump memory */
2762 offset += qed_grc_dump_mem(p_hwfn,
2763 p_ptt,
2764 dump_buf + offset,
2765 dump,
2766 NULL,
2767 mem_addr,
2768 mem_len,
2769 mem_wide_bus,
2770 0,
2771 false,
2772 s_mem_group_names[mem_group_id],
2773 storm_letter);
2774 }
2775 }
2776
2777 return offset;
2778}
2779
2780/* Dumps GRC memories according to the input array dump_mem.
2781 * Returns the dumped size in dwords.
2782 */
2783static u32 qed_grc_dump_memories(struct qed_hwfn *p_hwfn,
2784 struct qed_ptt *p_ptt,
2785 u32 *dump_buf, bool dump)
2786{
2787 struct virt_mem_desc *dbg_buf =
2788 &p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_MEM];
2789 u32 offset = 0, input_offset = 0;
2790
2791 while (input_offset < BYTES_TO_DWORDS(dbg_buf->size)) {
2792 const struct dbg_dump_split_hdr *split_hdr;
2793 struct virt_mem_desc curr_input_mems_arr;
2794 enum init_split_types split_type;
2795 u32 split_data_size;
2796
2797 split_hdr =
2798 (const struct dbg_dump_split_hdr *)dbg_buf->ptr +
2799 input_offset++;
2800 split_type = GET_FIELD(split_hdr->hdr,
2801 DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID);
2802 split_data_size = GET_FIELD(split_hdr->hdr,
2803 DBG_DUMP_SPLIT_HDR_DATA_SIZE);
2804 curr_input_mems_arr.ptr = (u32 *)dbg_buf->ptr + input_offset;
2805 curr_input_mems_arr.size = DWORDS_TO_BYTES(split_data_size);
2806
2807 if (split_type == SPLIT_TYPE_NONE)
2808 offset += qed_grc_dump_mem_entries(p_hwfn,
2809 p_ptt,
2810 curr_input_mems_arr,
2811 dump_buf + offset,
2812 dump);
2813 else
2814 DP_NOTICE(p_hwfn,
2815 "Dumping split memories is currently not supported\n");
2816
2817 input_offset += split_data_size;
2818 }
2819
2820 return offset;
2821}
2822
2823/* Dumps GRC context data for the specified Storm.
2824 * Returns the dumped size in dwords.
2825 * The lid_size argument is specified in quad-regs.
2826 */
2827static u32 qed_grc_dump_ctx_data(struct qed_hwfn *p_hwfn,
2828 struct qed_ptt *p_ptt,
2829 u32 *dump_buf,
2830 bool dump,
2831 const char *name,
2832 u32 num_lids,
2833 enum cm_ctx_types ctx_type, u8 storm_id)
2834{
2835 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2836 struct storm_defs *storm = &s_storm_defs[storm_id];
2837 u32 i, lid, lid_size, total_size;
2838 u32 rd_reg_addr, offset = 0;
2839
2840 /* Convert quad-regs to dwords */
2841 lid_size = storm->cm_ctx_lid_sizes[dev_data->chip_id][ctx_type] * 4;
2842
2843 if (!lid_size)
2844 return 0;
2845
2846 total_size = num_lids * lid_size;
2847
2848 offset += qed_grc_dump_mem_hdr(p_hwfn,
2849 dump_buf + offset,
2850 dump,
2851 name,
2852 0,
2853 total_size,
2854 lid_size * 32,
2855 false, name, storm->letter);
2856
2857 if (!dump)
2858 return offset + total_size;
2859
2860 rd_reg_addr = BYTES_TO_DWORDS(storm->cm_ctx_rd_addr[ctx_type]);
2861
2862 /* Dump context data */
2863 for (lid = 0; lid < num_lids; lid++) {
2864 for (i = 0; i < lid_size; i++) {
2865 qed_wr(p_hwfn,
2866 p_ptt, storm->cm_ctx_wr_addr, (i << 9) | lid);
2867 offset += qed_grc_dump_addr_range(p_hwfn,
2868 p_ptt,
2869 dump_buf + offset,
2870 dump,
2871 rd_reg_addr,
2872 1,
2873 false,
2874 SPLIT_TYPE_NONE, 0);
2875 }
2876 }
2877
2878 return offset;
2879}
2880
2881/* Dumps GRC contexts. Returns the dumped size in dwords. */
2882static u32 qed_grc_dump_ctx(struct qed_hwfn *p_hwfn,
2883 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
2884{
2885 u32 offset = 0;
2886 u8 storm_id;
2887
2888 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
2889 if (!qed_grc_is_storm_included(p_hwfn,
2890 (enum dbg_storms)storm_id))
2891 continue;
2892
2893 /* Dump Conn AG context size */
2894 offset += qed_grc_dump_ctx_data(p_hwfn,
2895 p_ptt,
2896 dump_buf + offset,
2897 dump,
2898 "CONN_AG_CTX",
2899 NUM_OF_LCIDS,
2900 CM_CTX_CONN_AG, storm_id);
2901
2902 /* Dump Conn ST context size */
2903 offset += qed_grc_dump_ctx_data(p_hwfn,
2904 p_ptt,
2905 dump_buf + offset,
2906 dump,
2907 "CONN_ST_CTX",
2908 NUM_OF_LCIDS,
2909 CM_CTX_CONN_ST, storm_id);
2910
2911 /* Dump Task AG context size */
2912 offset += qed_grc_dump_ctx_data(p_hwfn,
2913 p_ptt,
2914 dump_buf + offset,
2915 dump,
2916 "TASK_AG_CTX",
2917 NUM_OF_LTIDS,
2918 CM_CTX_TASK_AG, storm_id);
2919
2920 /* Dump Task ST context size */
2921 offset += qed_grc_dump_ctx_data(p_hwfn,
2922 p_ptt,
2923 dump_buf + offset,
2924 dump,
2925 "TASK_ST_CTX",
2926 NUM_OF_LTIDS,
2927 CM_CTX_TASK_ST, storm_id);
2928 }
2929
2930 return offset;
2931}
2932
2933#define VFC_STATUS_RESP_READY_BIT 0
2934#define VFC_STATUS_BUSY_BIT 1
2935#define VFC_STATUS_SENDING_CMD_BIT 2
2936
2937#define VFC_POLLING_DELAY_MS 1
2938#define VFC_POLLING_COUNT 20
2939
2940/* Reads data from VFC. Returns the number of dwords read (0 on error).
2941 * Sizes are specified in dwords.
2942 */
2943static u32 qed_grc_dump_read_from_vfc(struct qed_hwfn *p_hwfn,
2944 struct qed_ptt *p_ptt,
2945 struct storm_defs *storm,
2946 u32 *cmd_data,
2947 u32 cmd_size,
2948 u32 *addr_data,
2949 u32 addr_size,
2950 u32 resp_size, u32 *dump_buf)
2951{
2952 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2953 u32 vfc_status, polling_ms, polling_count = 0, i;
2954 u32 reg_addr, sem_base;
2955 bool is_ready = false;
2956
2957 sem_base = storm->sem_fast_mem_addr;
2958 polling_ms = VFC_POLLING_DELAY_MS *
2959 s_hw_type_defs[dev_data->hw_type].delay_factor;
2960
2961 /* Write VFC command */
2962 ARR_REG_WR(p_hwfn,
2963 p_ptt,
2964 sem_base + SEM_FAST_REG_VFC_DATA_WR,
2965 cmd_data, cmd_size);
2966
2967 /* Write VFC address */
2968 ARR_REG_WR(p_hwfn,
2969 p_ptt,
2970 sem_base + SEM_FAST_REG_VFC_ADDR,
2971 addr_data, addr_size);
2972
2973 /* Read response */
2974 for (i = 0; i < resp_size; i++) {
2975 /* Poll until ready */
2976 do {
2977 reg_addr = sem_base + SEM_FAST_REG_VFC_STATUS;
2978 qed_grc_dump_addr_range(p_hwfn,
2979 p_ptt,
2980 &vfc_status,
2981 true,
2982 BYTES_TO_DWORDS(reg_addr),
2983 1,
2984 false, SPLIT_TYPE_NONE, 0);
2985 is_ready = vfc_status & BIT(VFC_STATUS_RESP_READY_BIT);
2986
2987 if (!is_ready) {
2988 if (polling_count++ == VFC_POLLING_COUNT)
2989 return 0;
2990
2991 msleep(polling_ms);
2992 }
2993 } while (!is_ready);
2994
2995 reg_addr = sem_base + SEM_FAST_REG_VFC_DATA_RD;
2996 qed_grc_dump_addr_range(p_hwfn,
2997 p_ptt,
2998 dump_buf + i,
2999 true,
3000 BYTES_TO_DWORDS(reg_addr),
3001 1, false, SPLIT_TYPE_NONE, 0);
3002 }
3003
3004 return resp_size;
3005}
3006
3007/* Dump VFC CAM. Returns the dumped size in dwords. */
3008static u32 qed_grc_dump_vfc_cam(struct qed_hwfn *p_hwfn,
3009 struct qed_ptt *p_ptt,
3010 u32 *dump_buf, bool dump, u8 storm_id)
3011{
3012 u32 total_size = VFC_CAM_NUM_ROWS * VFC_CAM_RESP_DWORDS;
3013 struct storm_defs *storm = &s_storm_defs[storm_id];
3014 u32 cam_addr[VFC_CAM_ADDR_DWORDS] = { 0 };
3015 u32 cam_cmd[VFC_CAM_CMD_DWORDS] = { 0 };
3016 u32 row, offset = 0;
3017
3018 offset += qed_grc_dump_mem_hdr(p_hwfn,
3019 dump_buf + offset,
3020 dump,
3021 "vfc_cam",
3022 0,
3023 total_size,
3024 256,
3025 false, "vfc_cam", storm->letter);
3026
3027 if (!dump)
3028 return offset + total_size;
3029
3030 /* Prepare CAM address */
3031 SET_VAR_FIELD(cam_addr, VFC_CAM_ADDR, OP, VFC_OPCODE_CAM_RD);
3032
3033 /* Read VFC CAM data */
3034 for (row = 0; row < VFC_CAM_NUM_ROWS; row++) {
3035 SET_VAR_FIELD(cam_cmd, VFC_CAM_CMD, ROW, row);
3036 offset += qed_grc_dump_read_from_vfc(p_hwfn,
3037 p_ptt,
3038 storm,
3039 cam_cmd,
3040 VFC_CAM_CMD_DWORDS,
3041 cam_addr,
3042 VFC_CAM_ADDR_DWORDS,
3043 VFC_CAM_RESP_DWORDS,
3044 dump_buf + offset);
3045 }
3046
3047 return offset;
3048}
3049
3050/* Dump VFC RAM. Returns the dumped size in dwords. */
3051static u32 qed_grc_dump_vfc_ram(struct qed_hwfn *p_hwfn,
3052 struct qed_ptt *p_ptt,
3053 u32 *dump_buf,
3054 bool dump,
3055 u8 storm_id, struct vfc_ram_defs *ram_defs)
3056{
3057 u32 total_size = ram_defs->num_rows * VFC_RAM_RESP_DWORDS;
3058 struct storm_defs *storm = &s_storm_defs[storm_id];
3059 u32 ram_addr[VFC_RAM_ADDR_DWORDS] = { 0 };
3060 u32 ram_cmd[VFC_RAM_CMD_DWORDS] = { 0 };
3061 u32 row, offset = 0;
3062
3063 offset += qed_grc_dump_mem_hdr(p_hwfn,
3064 dump_buf + offset,
3065 dump,
3066 ram_defs->mem_name,
3067 0,
3068 total_size,
3069 256,
3070 false,
3071 ram_defs->type_name,
3072 storm->letter);
3073
3074 if (!dump)
3075 return offset + total_size;
3076
3077 /* Prepare RAM address */
3078 SET_VAR_FIELD(ram_addr, VFC_RAM_ADDR, OP, VFC_OPCODE_RAM_RD);
3079
3080 /* Read VFC RAM data */
3081 for (row = ram_defs->base_row;
3082 row < ram_defs->base_row + ram_defs->num_rows; row++) {
3083 SET_VAR_FIELD(ram_addr, VFC_RAM_ADDR, ROW, row);
3084 offset += qed_grc_dump_read_from_vfc(p_hwfn,
3085 p_ptt,
3086 storm,
3087 ram_cmd,
3088 VFC_RAM_CMD_DWORDS,
3089 ram_addr,
3090 VFC_RAM_ADDR_DWORDS,
3091 VFC_RAM_RESP_DWORDS,
3092 dump_buf + offset);
3093 }
3094
3095 return offset;
3096}
3097
3098/* Dumps GRC VFC data. Returns the dumped size in dwords. */
3099static u32 qed_grc_dump_vfc(struct qed_hwfn *p_hwfn,
3100 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3101{
3102 u8 storm_id, i;
3103 u32 offset = 0;
3104
3105 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
3106 if (!qed_grc_is_storm_included(p_hwfn,
3107 (enum dbg_storms)storm_id) ||
3108 !s_storm_defs[storm_id].has_vfc)
3109 continue;
3110
3111 /* Read CAM */
3112 offset += qed_grc_dump_vfc_cam(p_hwfn,
3113 p_ptt,
3114 dump_buf + offset,
3115 dump, storm_id);
3116
3117 /* Read RAM */
3118 for (i = 0; i < NUM_VFC_RAM_TYPES; i++)
3119 offset += qed_grc_dump_vfc_ram(p_hwfn,
3120 p_ptt,
3121 dump_buf + offset,
3122 dump,
3123 storm_id,
3124 &s_vfc_ram_defs[i]);
3125 }
3126
3127 return offset;
3128}
3129
3130/* Dumps GRC RSS data. Returns the dumped size in dwords. */
3131static u32 qed_grc_dump_rss(struct qed_hwfn *p_hwfn,
3132 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3133{
3134 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3135 u32 offset = 0;
3136 u8 rss_mem_id;
3137
3138 for (rss_mem_id = 0; rss_mem_id < NUM_RSS_MEM_TYPES; rss_mem_id++) {
3139 u32 rss_addr, num_entries, total_dwords;
3140 struct rss_mem_defs *rss_defs;
3141 u32 addr, num_dwords_to_read;
3142 bool packed;
3143
3144 rss_defs = &s_rss_mem_defs[rss_mem_id];
3145 rss_addr = rss_defs->addr;
3146 num_entries = rss_defs->num_entries[dev_data->chip_id];
3147 total_dwords = (num_entries * rss_defs->entry_width) / 32;
3148 packed = (rss_defs->entry_width == 16);
3149
3150 offset += qed_grc_dump_mem_hdr(p_hwfn,
3151 dump_buf + offset,
3152 dump,
3153 rss_defs->mem_name,
3154 0,
3155 total_dwords,
3156 rss_defs->entry_width,
3157 packed,
3158 rss_defs->type_name, 0);
3159
3160 /* Dump RSS data */
3161 if (!dump) {
3162 offset += total_dwords;
3163 continue;
3164 }
3165
3166 addr = BYTES_TO_DWORDS(RSS_REG_RSS_RAM_DATA);
3167 while (total_dwords) {
3168 num_dwords_to_read = min_t(u32,
3169 RSS_REG_RSS_RAM_DATA_SIZE,
3170 total_dwords);
3171 qed_wr(p_hwfn, p_ptt, RSS_REG_RSS_RAM_ADDR, rss_addr);
3172 offset += qed_grc_dump_addr_range(p_hwfn,
3173 p_ptt,
3174 dump_buf + offset,
3175 dump,
3176 addr,
3177 num_dwords_to_read,
3178 false,
3179 SPLIT_TYPE_NONE, 0);
3180 total_dwords -= num_dwords_to_read;
3181 rss_addr++;
3182 }
3183 }
3184
3185 return offset;
3186}
3187
3188/* Dumps GRC Big RAM. Returns the dumped size in dwords. */
3189static u32 qed_grc_dump_big_ram(struct qed_hwfn *p_hwfn,
3190 struct qed_ptt *p_ptt,
3191 u32 *dump_buf, bool dump, u8 big_ram_id)
3192{
3193 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3194 u32 block_size, ram_size, offset = 0, reg_val, i;
3195 char mem_name[12] = "???_BIG_RAM";
3196 char type_name[8] = "???_RAM";
3197 struct big_ram_defs *big_ram;
3198
3199 big_ram = &s_big_ram_defs[big_ram_id];
3200 ram_size = big_ram->ram_size[dev_data->chip_id];
3201
3202 reg_val = qed_rd(p_hwfn, p_ptt, big_ram->is_256b_reg_addr);
3203 block_size = reg_val &
3204 BIT(big_ram->is_256b_bit_offset[dev_data->chip_id]) ? 256
3205 : 128;
3206
3207 memcpy(type_name, big_ram->instance_name, BIG_RAM_NAME_LEN);
3208 memcpy(mem_name, big_ram->instance_name, BIG_RAM_NAME_LEN);
3209
3210 /* Dump memory header */
3211 offset += qed_grc_dump_mem_hdr(p_hwfn,
3212 dump_buf + offset,
3213 dump,
3214 mem_name,
3215 0,
3216 ram_size,
3217 block_size * 8,
3218 false, type_name, 0);
3219
3220 /* Read and dump Big RAM data */
3221 if (!dump)
3222 return offset + ram_size;
3223
3224 /* Dump Big RAM */
3225 for (i = 0; i < DIV_ROUND_UP(ram_size, BRB_REG_BIG_RAM_DATA_SIZE);
3226 i++) {
3227 u32 addr, len;
3228
3229 qed_wr(p_hwfn, p_ptt, big_ram->addr_reg_addr, i);
3230 addr = BYTES_TO_DWORDS(big_ram->data_reg_addr);
3231 len = BRB_REG_BIG_RAM_DATA_SIZE;
3232 offset += qed_grc_dump_addr_range(p_hwfn,
3233 p_ptt,
3234 dump_buf + offset,
3235 dump,
3236 addr,
3237 len,
3238 false, SPLIT_TYPE_NONE, 0);
3239 }
3240
3241 return offset;
3242}
3243
3244/* Dumps MCP scratchpad. Returns the dumped size in dwords. */
3245static u32 qed_grc_dump_mcp(struct qed_hwfn *p_hwfn,
3246 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3247{
3248 bool block_enable[MAX_BLOCK_ID] = { 0 };
3249 u32 offset = 0, addr;
3250 bool halted = false;
3251
3252 /* Halt MCP */
3253 if (dump && !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP)) {
3254 halted = !qed_mcp_halt(p_hwfn, p_ptt);
3255 if (!halted)
3256 DP_NOTICE(p_hwfn, "MCP halt failed!\n");
3257 }
3258
3259 /* Dump MCP scratchpad */
3260 offset += qed_grc_dump_mem(p_hwfn,
3261 p_ptt,
3262 dump_buf + offset,
3263 dump,
3264 NULL,
3265 BYTES_TO_DWORDS(MCP_REG_SCRATCH),
3266 MCP_REG_SCRATCH_SIZE,
3267 false, 0, false, "MCP", 0);
3268
3269 /* Dump MCP cpu_reg_file */
3270 offset += qed_grc_dump_mem(p_hwfn,
3271 p_ptt,
3272 dump_buf + offset,
3273 dump,
3274 NULL,
3275 BYTES_TO_DWORDS(MCP_REG_CPU_REG_FILE),
3276 MCP_REG_CPU_REG_FILE_SIZE,
3277 false, 0, false, "MCP", 0);
3278
3279 /* Dump MCP registers */
3280 block_enable[BLOCK_MCP] = true;
3281 offset += qed_grc_dump_registers(p_hwfn,
3282 p_ptt,
3283 dump_buf + offset,
3284 dump, block_enable, "MCP");
3285
3286 /* Dump required non-MCP registers */
3287 offset += qed_grc_dump_regs_hdr(dump_buf + offset,
3288 dump, 1, SPLIT_TYPE_NONE, 0,
3289 "MCP");
3290 addr = BYTES_TO_DWORDS(MISC_REG_SHARED_MEM_ADDR);
3291 offset += qed_grc_dump_reg_entry(p_hwfn,
3292 p_ptt,
3293 dump_buf + offset,
3294 dump,
3295 addr,
3296 1,
3297 false, SPLIT_TYPE_NONE, 0);
3298
3299 /* Release MCP */
3300 if (halted && qed_mcp_resume(p_hwfn, p_ptt))
3301 DP_NOTICE(p_hwfn, "Failed to resume MCP after halt!\n");
3302
3303 return offset;
3304}
3305
3306/* Dumps the tbus indirect memory for all PHYs.
3307 * Returns the dumped size in dwords.
3308 */
3309static u32 qed_grc_dump_phy(struct qed_hwfn *p_hwfn,
3310 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3311{
3312 u32 offset = 0, tbus_lo_offset, tbus_hi_offset;
3313 char mem_name[32];
3314 u8 phy_id;
3315
3316 for (phy_id = 0; phy_id < ARRAY_SIZE(s_phy_defs); phy_id++) {
3317 u32 addr_lo_addr, addr_hi_addr, data_lo_addr, data_hi_addr;
3318 struct phy_defs *phy_defs;
3319 u8 *bytes_buf;
3320
3321 phy_defs = &s_phy_defs[phy_id];
3322 addr_lo_addr = phy_defs->base_addr +
3323 phy_defs->tbus_addr_lo_addr;
3324 addr_hi_addr = phy_defs->base_addr +
3325 phy_defs->tbus_addr_hi_addr;
3326 data_lo_addr = phy_defs->base_addr +
3327 phy_defs->tbus_data_lo_addr;
3328 data_hi_addr = phy_defs->base_addr +
3329 phy_defs->tbus_data_hi_addr;
3330
3331 if (snprintf(mem_name, sizeof(mem_name), "tbus_%s",
3332 phy_defs->phy_name) < 0)
3333 DP_NOTICE(p_hwfn,
3334 "Unexpected debug error: invalid PHY memory name\n");
3335
3336 offset += qed_grc_dump_mem_hdr(p_hwfn,
3337 dump_buf + offset,
3338 dump,
3339 mem_name,
3340 0,
3341 PHY_DUMP_SIZE_DWORDS,
3342 16, true, mem_name, 0);
3343
3344 if (!dump) {
3345 offset += PHY_DUMP_SIZE_DWORDS;
3346 continue;
3347 }
3348
3349 bytes_buf = (u8 *)(dump_buf + offset);
3350 for (tbus_hi_offset = 0;
3351 tbus_hi_offset < (NUM_PHY_TBUS_ADDRESSES >> 8);
3352 tbus_hi_offset++) {
3353 qed_wr(p_hwfn, p_ptt, addr_hi_addr, tbus_hi_offset);
3354 for (tbus_lo_offset = 0; tbus_lo_offset < 256;
3355 tbus_lo_offset++) {
3356 qed_wr(p_hwfn,
3357 p_ptt, addr_lo_addr, tbus_lo_offset);
3358 *(bytes_buf++) = (u8)qed_rd(p_hwfn,
3359 p_ptt,
3360 data_lo_addr);
3361 *(bytes_buf++) = (u8)qed_rd(p_hwfn,
3362 p_ptt,
3363 data_hi_addr);
3364 }
3365 }
3366
3367 offset += PHY_DUMP_SIZE_DWORDS;
3368 }
3369
3370 return offset;
3371}
3372
3373/* Dumps the MCP HW dump from NVRAM. Returns the dumped size in dwords. */
3374static u32 qed_grc_dump_mcp_hw_dump(struct qed_hwfn *p_hwfn,
3375 struct qed_ptt *p_ptt,
3376 u32 *dump_buf, bool dump)
3377{
3378 u32 hw_dump_offset_bytes = 0, hw_dump_size_bytes = 0;
3379 u32 hw_dump_size_dwords = 0, offset = 0;
3380 enum dbg_status status;
3381
3382 /* Read HW dump image from NVRAM */
3383 status = qed_find_nvram_image(p_hwfn,
3384 p_ptt,
3385 NVM_TYPE_HW_DUMP_OUT,
3386 &hw_dump_offset_bytes,
3387 &hw_dump_size_bytes,
3388 false);
3389 if (status != DBG_STATUS_OK)
3390 return 0;
3391
3392 hw_dump_size_dwords = BYTES_TO_DWORDS(hw_dump_size_bytes);
3393
3394 /* Dump HW dump image section */
3395 offset += qed_dump_section_hdr(dump_buf + offset,
3396 dump, "mcp_hw_dump", 1);
3397 offset += qed_dump_num_param(dump_buf + offset,
3398 dump, "size", hw_dump_size_dwords);
3399
3400 /* Read MCP HW dump image into dump buffer */
3401 if (dump && hw_dump_size_dwords) {
3402 status = qed_nvram_read(p_hwfn,
3403 p_ptt,
3404 hw_dump_offset_bytes,
3405 hw_dump_size_bytes,
3406 dump_buf + offset,
3407 false);
3408 if (status != DBG_STATUS_OK) {
3409 DP_NOTICE(p_hwfn,
3410 "Failed to read MCP HW Dump image from NVRAM\n");
3411 return 0;
3412 }
3413 }
3414 offset += hw_dump_size_dwords;
3415
3416 return offset;
3417}
3418
3419/* Dumps Static Debug data. Returns the dumped size in dwords. */
3420static u32 qed_grc_dump_static_debug(struct qed_hwfn *p_hwfn,
3421 struct qed_ptt *p_ptt,
3422 u32 *dump_buf, bool dump)
3423{
3424 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3425 u32 block_id, line_id, offset = 0, addr, len;
3426
3427 /* Don't dump static debug if a debug bus recording is in progress */
3428 if (dump && qed_rd(p_hwfn, p_ptt, DBG_REG_DBG_BLOCK_ON))
3429 return 0;
3430
3431 if (dump) {
3432 /* Disable debug bus in all blocks */
3433 qed_bus_disable_blocks(p_hwfn, p_ptt);
3434
3435 qed_bus_reset_dbg_block(p_hwfn, p_ptt);
3436 qed_wr(p_hwfn,
3437 p_ptt, DBG_REG_FRAMING_MODE, DBG_BUS_FRAME_MODE_8HW);
3438 qed_wr(p_hwfn,
3439 p_ptt, DBG_REG_DEBUG_TARGET, DBG_BUS_TARGET_ID_INT_BUF);
3440 qed_wr(p_hwfn, p_ptt, DBG_REG_FULL_MODE, 1);
3441 qed_bus_enable_dbg_block(p_hwfn, p_ptt, true);
3442 }
3443
3444 /* Dump all static debug lines for each relevant block */
3445 for (block_id = 0; block_id < MAX_BLOCK_ID; block_id++) {
3446 const struct dbg_block_chip *block_per_chip;
3447 const struct dbg_block *block;
3448 bool is_removed, has_dbg_bus;
3449 u16 modes_buf_offset;
3450 u32 block_dwords;
3451
3452 block_per_chip =
3453 qed_get_dbg_block_per_chip(p_hwfn, (enum block_id)block_id);
3454 is_removed = GET_FIELD(block_per_chip->flags,
3455 DBG_BLOCK_CHIP_IS_REMOVED);
3456 has_dbg_bus = GET_FIELD(block_per_chip->flags,
3457 DBG_BLOCK_CHIP_HAS_DBG_BUS);
3458
3459 if (!is_removed && has_dbg_bus &&
3460 GET_FIELD(block_per_chip->dbg_bus_mode.data,
3461 DBG_MODE_HDR_EVAL_MODE) > 0) {
3462 modes_buf_offset =
3463 GET_FIELD(block_per_chip->dbg_bus_mode.data,
3464 DBG_MODE_HDR_MODES_BUF_OFFSET);
3465 if (!qed_is_mode_match(p_hwfn, &modes_buf_offset))
3466 has_dbg_bus = false;
3467 }
3468
3469 if (is_removed || !has_dbg_bus)
3470 continue;
3471
3472 block_dwords = NUM_DBG_LINES(block_per_chip) *
3473 STATIC_DEBUG_LINE_DWORDS;
3474
3475 /* Dump static section params */
3476 block = get_dbg_block(p_hwfn, (enum block_id)block_id);
3477 offset += qed_grc_dump_mem_hdr(p_hwfn,
3478 dump_buf + offset,
3479 dump,
3480 block->name,
3481 0,
3482 block_dwords,
3483 32, false, "STATIC", 0);
3484
3485 if (!dump) {
3486 offset += block_dwords;
3487 continue;
3488 }
3489
3490 /* If all lines are invalid - dump zeros */
3491 if (dev_data->block_in_reset[block_id]) {
3492 memset(dump_buf + offset, 0,
3493 DWORDS_TO_BYTES(block_dwords));
3494 offset += block_dwords;
3495 continue;
3496 }
3497
3498 /* Enable block's client */
3499 qed_bus_enable_clients(p_hwfn,
3500 p_ptt,
3501 BIT(block_per_chip->dbg_client_id));
3502
3503 addr = BYTES_TO_DWORDS(DBG_REG_CALENDAR_OUT_DATA);
3504 len = STATIC_DEBUG_LINE_DWORDS;
3505 for (line_id = 0; line_id < (u32)NUM_DBG_LINES(block_per_chip);
3506 line_id++) {
3507 /* Configure debug line ID */
3508 qed_bus_config_dbg_line(p_hwfn,
3509 p_ptt,
3510 (enum block_id)block_id,
3511 (u8)line_id, 0xf, 0, 0, 0);
3512
3513 /* Read debug line info */
3514 offset += qed_grc_dump_addr_range(p_hwfn,
3515 p_ptt,
3516 dump_buf + offset,
3517 dump,
3518 addr,
3519 len,
3520 true, SPLIT_TYPE_NONE,
3521 0);
3522 }
3523
3524 /* Disable block's client and debug output */
3525 qed_bus_enable_clients(p_hwfn, p_ptt, 0);
3526 qed_bus_config_dbg_line(p_hwfn, p_ptt,
3527 (enum block_id)block_id, 0, 0, 0, 0, 0);
3528 }
3529
3530 if (dump) {
3531 qed_bus_enable_dbg_block(p_hwfn, p_ptt, false);
3532 qed_bus_enable_clients(p_hwfn, p_ptt, 0);
3533 }
3534
3535 return offset;
3536}
3537
3538/* Performs GRC Dump to the specified buffer.
3539 * Returns the dumped size in dwords.
3540 */
3541static enum dbg_status qed_grc_dump(struct qed_hwfn *p_hwfn,
3542 struct qed_ptt *p_ptt,
3543 u32 *dump_buf,
3544 bool dump, u32 *num_dumped_dwords)
3545{
3546 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3547 bool parities_masked = false;
3548 u32 dwords_read, offset = 0;
3549 u8 i;
3550
3551 *num_dumped_dwords = 0;
3552 dev_data->num_regs_read = 0;
3553
3554 /* Update reset state */
3555 if (dump)
3556 qed_update_blocks_reset_state(p_hwfn, p_ptt);
3557
3558 /* Dump global params */
3559 offset += qed_dump_common_global_params(p_hwfn,
3560 p_ptt,
3561 dump_buf + offset, dump, 4);
3562 offset += qed_dump_str_param(dump_buf + offset,
3563 dump, "dump-type", "grc-dump");
3564 offset += qed_dump_num_param(dump_buf + offset,
3565 dump,
3566 "num-lcids",
3567 NUM_OF_LCIDS);
3568 offset += qed_dump_num_param(dump_buf + offset,
3569 dump,
3570 "num-ltids",
3571 NUM_OF_LTIDS);
3572 offset += qed_dump_num_param(dump_buf + offset,
3573 dump, "num-ports", dev_data->num_ports);
3574
3575 /* Dump reset registers (dumped before taking blocks out of reset ) */
3576 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_REGS))
3577 offset += qed_grc_dump_reset_regs(p_hwfn,
3578 p_ptt,
3579 dump_buf + offset, dump);
3580
3581 /* Take all blocks out of reset (using reset registers) */
3582 if (dump) {
3583 qed_grc_unreset_blocks(p_hwfn, p_ptt, false);
3584 qed_update_blocks_reset_state(p_hwfn, p_ptt);
3585 }
3586
3587 /* Disable all parities using MFW command */
3588 if (dump &&
3589 !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP)) {
3590 parities_masked = !qed_mcp_mask_parities(p_hwfn, p_ptt, 1);
3591 if (!parities_masked) {
3592 DP_NOTICE(p_hwfn,
3593 "Failed to mask parities using MFW\n");
3594 if (qed_grc_get_param
3595 (p_hwfn, DBG_GRC_PARAM_PARITY_SAFE))
3596 return DBG_STATUS_MCP_COULD_NOT_MASK_PRTY;
3597 }
3598 }
3599
3600 /* Dump modified registers (dumped before modifying them) */
3601 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_REGS))
3602 offset += qed_grc_dump_modified_regs(p_hwfn,
3603 p_ptt,
3604 dump_buf + offset, dump);
3605
3606 /* Stall storms */
3607 if (dump &&
3608 (qed_grc_is_included(p_hwfn,
3609 DBG_GRC_PARAM_DUMP_IOR) ||
3610 qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_VFC)))
3611 qed_grc_stall_storms(p_hwfn, p_ptt, true);
3612
3613 /* Dump all regs */
3614 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_REGS)) {
3615 bool block_enable[MAX_BLOCK_ID];
3616
3617 /* Dump all blocks except MCP */
3618 for (i = 0; i < MAX_BLOCK_ID; i++)
3619 block_enable[i] = true;
3620 block_enable[BLOCK_MCP] = false;
3621 offset += qed_grc_dump_registers(p_hwfn,
3622 p_ptt,
3623 dump_buf +
3624 offset,
3625 dump,
3626 block_enable, NULL);
3627
3628 /* Dump special registers */
3629 offset += qed_grc_dump_special_regs(p_hwfn,
3630 p_ptt,
3631 dump_buf + offset, dump);
3632 }
3633
3634 /* Dump memories */
3635 offset += qed_grc_dump_memories(p_hwfn, p_ptt, dump_buf + offset, dump);
3636
3637 /* Dump MCP */
3638 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_MCP))
3639 offset += qed_grc_dump_mcp(p_hwfn,
3640 p_ptt, dump_buf + offset, dump);
3641
3642 /* Dump context */
3643 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CM_CTX))
3644 offset += qed_grc_dump_ctx(p_hwfn,
3645 p_ptt, dump_buf + offset, dump);
3646
3647 /* Dump RSS memories */
3648 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_RSS))
3649 offset += qed_grc_dump_rss(p_hwfn,
3650 p_ptt, dump_buf + offset, dump);
3651
3652 /* Dump Big RAM */
3653 for (i = 0; i < NUM_BIG_RAM_TYPES; i++)
3654 if (qed_grc_is_included(p_hwfn, s_big_ram_defs[i].grc_param))
3655 offset += qed_grc_dump_big_ram(p_hwfn,
3656 p_ptt,
3657 dump_buf + offset,
3658 dump, i);
3659
3660 /* Dump VFC */
3661 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_VFC)) {
3662 dwords_read = qed_grc_dump_vfc(p_hwfn,
3663 p_ptt, dump_buf + offset, dump);
3664 offset += dwords_read;
3665 if (!dwords_read)
3666 return DBG_STATUS_VFC_READ_ERROR;
3667 }
3668
3669 /* Dump PHY tbus */
3670 if (qed_grc_is_included(p_hwfn,
3671 DBG_GRC_PARAM_DUMP_PHY) && dev_data->chip_id ==
3672 CHIP_K2 && dev_data->hw_type == HW_TYPE_ASIC)
3673 offset += qed_grc_dump_phy(p_hwfn,
3674 p_ptt, dump_buf + offset, dump);
3675
3676 /* Dump MCP HW Dump */
3677 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_MCP_HW_DUMP) &&
3678 !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP) && 1)
3679 offset += qed_grc_dump_mcp_hw_dump(p_hwfn,
3680 p_ptt,
3681 dump_buf + offset, dump);
3682
3683 /* Dump static debug data (only if not during debug bus recording) */
3684 if (qed_grc_is_included(p_hwfn,
3685 DBG_GRC_PARAM_DUMP_STATIC) &&
3686 (!dump || dev_data->bus.state == DBG_BUS_STATE_IDLE))
3687 offset += qed_grc_dump_static_debug(p_hwfn,
3688 p_ptt,
3689 dump_buf + offset, dump);
3690
3691 /* Dump last section */
3692 offset += qed_dump_last_section(dump_buf, offset, dump);
3693
3694 if (dump) {
3695 /* Unstall storms */
3696 if (qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_UNSTALL))
3697 qed_grc_stall_storms(p_hwfn, p_ptt, false);
3698
3699 /* Clear parity status */
3700 qed_grc_clear_all_prty(p_hwfn, p_ptt);
3701
3702 /* Enable all parities using MFW command */
3703 if (parities_masked)
3704 qed_mcp_mask_parities(p_hwfn, p_ptt, 0);
3705 }
3706
3707 *num_dumped_dwords = offset;
3708
3709 return DBG_STATUS_OK;
3710}
3711
3712/* Writes the specified failing Idle Check rule to the specified buffer.
3713 * Returns the dumped size in dwords.
3714 */
3715static u32 qed_idle_chk_dump_failure(struct qed_hwfn *p_hwfn,
3716 struct qed_ptt *p_ptt,
3717 u32 *dump_buf,
3718 bool dump,
3719 u16 rule_id,
3720 const struct dbg_idle_chk_rule *rule,
3721 u16 fail_entry_id, u32 *cond_reg_values)
3722{
3723 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3724 const struct dbg_idle_chk_cond_reg *cond_regs;
3725 const struct dbg_idle_chk_info_reg *info_regs;
3726 u32 i, next_reg_offset = 0, offset = 0;
3727 struct dbg_idle_chk_result_hdr *hdr;
3728 const union dbg_idle_chk_reg *regs;
3729 u8 reg_id;
3730
3731 hdr = (struct dbg_idle_chk_result_hdr *)dump_buf;
3732 regs = (const union dbg_idle_chk_reg *)
3733 p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_REGS].ptr +
3734 rule->reg_offset;
3735 cond_regs = ®s[0].cond_reg;
3736 info_regs = ®s[rule->num_cond_regs].info_reg;
3737
3738 /* Dump rule data */
3739 if (dump) {
3740 memset(hdr, 0, sizeof(*hdr));
3741 hdr->rule_id = rule_id;
3742 hdr->mem_entry_id = fail_entry_id;
3743 hdr->severity = rule->severity;
3744 hdr->num_dumped_cond_regs = rule->num_cond_regs;
3745 }
3746
3747 offset += IDLE_CHK_RESULT_HDR_DWORDS;
3748
3749 /* Dump condition register values */
3750 for (reg_id = 0; reg_id < rule->num_cond_regs; reg_id++) {
3751 const struct dbg_idle_chk_cond_reg *reg = &cond_regs[reg_id];
3752 struct dbg_idle_chk_result_reg_hdr *reg_hdr;
3753
3754 reg_hdr =
3755 (struct dbg_idle_chk_result_reg_hdr *)(dump_buf + offset);
3756
3757 /* Write register header */
3758 if (!dump) {
3759 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS +
3760 reg->entry_size;
3761 continue;
3762 }
3763
3764 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS;
3765 memset(reg_hdr, 0, sizeof(*reg_hdr));
3766 reg_hdr->start_entry = reg->start_entry;
3767 reg_hdr->size = reg->entry_size;
3768 SET_FIELD(reg_hdr->data,
3769 DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM,
3770 reg->num_entries > 1 || reg->start_entry > 0 ? 1 : 0);
3771 SET_FIELD(reg_hdr->data,
3772 DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID, reg_id);
3773
3774 /* Write register values */
3775 for (i = 0; i < reg_hdr->size; i++, next_reg_offset++, offset++)
3776 dump_buf[offset] = cond_reg_values[next_reg_offset];
3777 }
3778
3779 /* Dump info register values */
3780 for (reg_id = 0; reg_id < rule->num_info_regs; reg_id++) {
3781 const struct dbg_idle_chk_info_reg *reg = &info_regs[reg_id];
3782 u32 block_id;
3783
3784 /* Check if register's block is in reset */
3785 if (!dump) {
3786 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS + reg->size;
3787 continue;
3788 }
3789
3790 block_id = GET_FIELD(reg->data, DBG_IDLE_CHK_INFO_REG_BLOCK_ID);
3791 if (block_id >= MAX_BLOCK_ID) {
3792 DP_NOTICE(p_hwfn, "Invalid block_id\n");
3793 return 0;
3794 }
3795
3796 if (!dev_data->block_in_reset[block_id]) {
3797 struct dbg_idle_chk_result_reg_hdr *reg_hdr;
3798 bool wide_bus, eval_mode, mode_match = true;
3799 u16 modes_buf_offset;
3800 u32 addr;
3801
3802 reg_hdr = (struct dbg_idle_chk_result_reg_hdr *)
3803 (dump_buf + offset);
3804
3805 /* Check mode */
3806 eval_mode = GET_FIELD(reg->mode.data,
3807 DBG_MODE_HDR_EVAL_MODE) > 0;
3808 if (eval_mode) {
3809 modes_buf_offset =
3810 GET_FIELD(reg->mode.data,
3811 DBG_MODE_HDR_MODES_BUF_OFFSET);
3812 mode_match =
3813 qed_is_mode_match(p_hwfn,
3814 &modes_buf_offset);
3815 }
3816
3817 if (!mode_match)
3818 continue;
3819
3820 addr = GET_FIELD(reg->data,
3821 DBG_IDLE_CHK_INFO_REG_ADDRESS);
3822 wide_bus = GET_FIELD(reg->data,
3823 DBG_IDLE_CHK_INFO_REG_WIDE_BUS);
3824
3825 /* Write register header */
3826 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS;
3827 hdr->num_dumped_info_regs++;
3828 memset(reg_hdr, 0, sizeof(*reg_hdr));
3829 reg_hdr->size = reg->size;
3830 SET_FIELD(reg_hdr->data,
3831 DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID,
3832 rule->num_cond_regs + reg_id);
3833
3834 /* Write register values */
3835 offset += qed_grc_dump_addr_range(p_hwfn,
3836 p_ptt,
3837 dump_buf + offset,
3838 dump,
3839 addr,
3840 reg->size, wide_bus,
3841 SPLIT_TYPE_NONE, 0);
3842 }
3843 }
3844
3845 return offset;
3846}
3847
3848/* Dumps idle check rule entries. Returns the dumped size in dwords. */
3849static u32
3850qed_idle_chk_dump_rule_entries(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt,
3851 u32 *dump_buf, bool dump,
3852 const struct dbg_idle_chk_rule *input_rules,
3853 u32 num_input_rules, u32 *num_failing_rules)
3854{
3855 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3856 u32 cond_reg_values[IDLE_CHK_MAX_ENTRIES_SIZE];
3857 u32 i, offset = 0;
3858 u16 entry_id;
3859 u8 reg_id;
3860
3861 *num_failing_rules = 0;
3862
3863 for (i = 0; i < num_input_rules; i++) {
3864 const struct dbg_idle_chk_cond_reg *cond_regs;
3865 const struct dbg_idle_chk_rule *rule;
3866 const union dbg_idle_chk_reg *regs;
3867 u16 num_reg_entries = 1;
3868 bool check_rule = true;
3869 const u32 *imm_values;
3870
3871 rule = &input_rules[i];
3872 regs = (const union dbg_idle_chk_reg *)
3873 p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_REGS].ptr +
3874 rule->reg_offset;
3875 cond_regs = ®s[0].cond_reg;
3876 imm_values =
3877 (u32 *)p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_IMMS].ptr +
3878 rule->imm_offset;
3879
3880 /* Check if all condition register blocks are out of reset, and
3881 * find maximal number of entries (all condition registers that
3882 * are memories must have the same size, which is > 1).
3883 */
3884 for (reg_id = 0; reg_id < rule->num_cond_regs && check_rule;
3885 reg_id++) {
3886 u32 block_id =
3887 GET_FIELD(cond_regs[reg_id].data,
3888 DBG_IDLE_CHK_COND_REG_BLOCK_ID);
3889
3890 if (block_id >= MAX_BLOCK_ID) {
3891 DP_NOTICE(p_hwfn, "Invalid block_id\n");
3892 return 0;
3893 }
3894
3895 check_rule = !dev_data->block_in_reset[block_id];
3896 if (cond_regs[reg_id].num_entries > num_reg_entries)
3897 num_reg_entries = cond_regs[reg_id].num_entries;
3898 }
3899
3900 if (!check_rule && dump)
3901 continue;
3902
3903 if (!dump) {
3904 u32 entry_dump_size =
3905 qed_idle_chk_dump_failure(p_hwfn,
3906 p_ptt,
3907 dump_buf + offset,
3908 false,
3909 rule->rule_id,
3910 rule,
3911 0,
3912 NULL);
3913
3914 offset += num_reg_entries * entry_dump_size;
3915 (*num_failing_rules) += num_reg_entries;
3916 continue;
3917 }
3918
3919 /* Go over all register entries (number of entries is the same
3920 * for all condition registers).
3921 */
3922 for (entry_id = 0; entry_id < num_reg_entries; entry_id++) {
3923 u32 next_reg_offset = 0;
3924
3925 /* Read current entry of all condition registers */
3926 for (reg_id = 0; reg_id < rule->num_cond_regs;
3927 reg_id++) {
3928 const struct dbg_idle_chk_cond_reg *reg =
3929 &cond_regs[reg_id];
3930 u32 padded_entry_size, addr;
3931 bool wide_bus;
3932
3933 /* Find GRC address (if it's a memory, the
3934 * address of the specific entry is calculated).
3935 */
3936 addr = GET_FIELD(reg->data,
3937 DBG_IDLE_CHK_COND_REG_ADDRESS);
3938 wide_bus =
3939 GET_FIELD(reg->data,
3940 DBG_IDLE_CHK_COND_REG_WIDE_BUS);
3941 if (reg->num_entries > 1 ||
3942 reg->start_entry > 0) {
3943 padded_entry_size =
3944 reg->entry_size > 1 ?
3945 roundup_pow_of_two(reg->entry_size) :
3946 1;
3947 addr += (reg->start_entry + entry_id) *
3948 padded_entry_size;
3949 }
3950
3951 /* Read registers */
3952 if (next_reg_offset + reg->entry_size >=
3953 IDLE_CHK_MAX_ENTRIES_SIZE) {
3954 DP_NOTICE(p_hwfn,
3955 "idle check registers entry is too large\n");
3956 return 0;
3957 }
3958
3959 next_reg_offset +=
3960 qed_grc_dump_addr_range(p_hwfn, p_ptt,
3961 cond_reg_values +
3962 next_reg_offset,
3963 dump, addr,
3964 reg->entry_size,
3965 wide_bus,
3966 SPLIT_TYPE_NONE, 0);
3967 }
3968
3969 /* Call rule condition function.
3970 * If returns true, it's a failure.
3971 */
3972 if ((*cond_arr[rule->cond_id]) (cond_reg_values,
3973 imm_values)) {
3974 offset += qed_idle_chk_dump_failure(p_hwfn,
3975 p_ptt,
3976 dump_buf + offset,
3977 dump,
3978 rule->rule_id,
3979 rule,
3980 entry_id,
3981 cond_reg_values);
3982 (*num_failing_rules)++;
3983 }
3984 }
3985 }
3986
3987 return offset;
3988}
3989
3990/* Performs Idle Check Dump to the specified buffer.
3991 * Returns the dumped size in dwords.
3992 */
3993static u32 qed_idle_chk_dump(struct qed_hwfn *p_hwfn,
3994 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3995{
3996 struct virt_mem_desc *dbg_buf =
3997 &p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_RULES];
3998 u32 num_failing_rules_offset, offset = 0,
3999 input_offset = 0, num_failing_rules = 0;
4000
4001 /* Dump global params - 1 must match below amount of params */
4002 offset += qed_dump_common_global_params(p_hwfn,
4003 p_ptt,
4004 dump_buf + offset, dump, 1);
4005 offset += qed_dump_str_param(dump_buf + offset,
4006 dump, "dump-type", "idle-chk");
4007
4008 /* Dump idle check section header with a single parameter */
4009 offset += qed_dump_section_hdr(dump_buf + offset, dump, "idle_chk", 1);
4010 num_failing_rules_offset = offset;
4011 offset += qed_dump_num_param(dump_buf + offset, dump, "num_rules", 0);
4012
4013 while (input_offset < BYTES_TO_DWORDS(dbg_buf->size)) {
4014 const struct dbg_idle_chk_cond_hdr *cond_hdr =
4015 (const struct dbg_idle_chk_cond_hdr *)dbg_buf->ptr +
4016 input_offset++;
4017 bool eval_mode, mode_match = true;
4018 u32 curr_failing_rules;
4019 u16 modes_buf_offset;
4020
4021 /* Check mode */
4022 eval_mode = GET_FIELD(cond_hdr->mode.data,
4023 DBG_MODE_HDR_EVAL_MODE) > 0;
4024 if (eval_mode) {
4025 modes_buf_offset =
4026 GET_FIELD(cond_hdr->mode.data,
4027 DBG_MODE_HDR_MODES_BUF_OFFSET);
4028 mode_match = qed_is_mode_match(p_hwfn,
4029 &modes_buf_offset);
4030 }
4031
4032 if (mode_match) {
4033 const struct dbg_idle_chk_rule *rule =
4034 (const struct dbg_idle_chk_rule *)((u32 *)
4035 dbg_buf->ptr
4036 + input_offset);
4037 u32 num_input_rules =
4038 cond_hdr->data_size / IDLE_CHK_RULE_SIZE_DWORDS;
4039 offset +=
4040 qed_idle_chk_dump_rule_entries(p_hwfn,
4041 p_ptt,
4042 dump_buf +
4043 offset,
4044 dump,
4045 rule,
4046 num_input_rules,
4047 &curr_failing_rules);
4048 num_failing_rules += curr_failing_rules;
4049 }
4050
4051 input_offset += cond_hdr->data_size;
4052 }
4053
4054 /* Overwrite num_rules parameter */
4055 if (dump)
4056 qed_dump_num_param(dump_buf + num_failing_rules_offset,
4057 dump, "num_rules", num_failing_rules);
4058
4059 /* Dump last section */
4060 offset += qed_dump_last_section(dump_buf, offset, dump);
4061
4062 return offset;
4063}
4064
4065/* Get info on the MCP Trace data in the scratchpad:
4066 * - trace_data_grc_addr (OUT): trace data GRC address in bytes
4067 * - trace_data_size (OUT): trace data size in bytes (without the header)
4068 */
4069static enum dbg_status qed_mcp_trace_get_data_info(struct qed_hwfn *p_hwfn,
4070 struct qed_ptt *p_ptt,
4071 u32 *trace_data_grc_addr,
4072 u32 *trace_data_size)
4073{
4074 u32 spad_trace_offsize, signature;
4075
4076 /* Read trace section offsize structure from MCP scratchpad */
4077 spad_trace_offsize = qed_rd(p_hwfn, p_ptt, MCP_SPAD_TRACE_OFFSIZE_ADDR);
4078
4079 /* Extract trace section address from offsize (in scratchpad) */
4080 *trace_data_grc_addr =
4081 MCP_REG_SCRATCH + SECTION_OFFSET(spad_trace_offsize);
4082
4083 /* Read signature from MCP trace section */
4084 signature = qed_rd(p_hwfn, p_ptt,
4085 *trace_data_grc_addr +
4086 offsetof(struct mcp_trace, signature));
4087
4088 if (signature != MFW_TRACE_SIGNATURE)
4089 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
4090
4091 /* Read trace size from MCP trace section */
4092 *trace_data_size = qed_rd(p_hwfn,
4093 p_ptt,
4094 *trace_data_grc_addr +
4095 offsetof(struct mcp_trace, size));
4096
4097 return DBG_STATUS_OK;
4098}
4099
4100/* Reads MCP trace meta data image from NVRAM
4101 * - running_bundle_id (OUT): running bundle ID (invalid when loaded from file)
4102 * - trace_meta_offset (OUT): trace meta offset in NVRAM in bytes (invalid when
4103 * loaded from file).
4104 * - trace_meta_size (OUT): size in bytes of the trace meta data.
4105 */
4106static enum dbg_status qed_mcp_trace_get_meta_info(struct qed_hwfn *p_hwfn,
4107 struct qed_ptt *p_ptt,
4108 u32 trace_data_size_bytes,
4109 u32 *running_bundle_id,
4110 u32 *trace_meta_offset,
4111 u32 *trace_meta_size)
4112{
4113 u32 spad_trace_offsize, nvram_image_type, running_mfw_addr;
4114
4115 /* Read MCP trace section offsize structure from MCP scratchpad */
4116 spad_trace_offsize = qed_rd(p_hwfn, p_ptt, MCP_SPAD_TRACE_OFFSIZE_ADDR);
4117
4118 /* Find running bundle ID */
4119 running_mfw_addr =
4120 MCP_REG_SCRATCH + SECTION_OFFSET(spad_trace_offsize) +
4121 QED_SECTION_SIZE(spad_trace_offsize) + trace_data_size_bytes;
4122 *running_bundle_id = qed_rd(p_hwfn, p_ptt, running_mfw_addr);
4123 if (*running_bundle_id > 1)
4124 return DBG_STATUS_INVALID_NVRAM_BUNDLE;
4125
4126 /* Find image in NVRAM */
4127 nvram_image_type =
4128 (*running_bundle_id ==
4129 DIR_ID_1) ? NVM_TYPE_MFW_TRACE1 : NVM_TYPE_MFW_TRACE2;
4130 return qed_find_nvram_image(p_hwfn,
4131 p_ptt,
4132 nvram_image_type,
4133 trace_meta_offset,
4134 trace_meta_size,
4135 true);
4136}
4137
4138/* Reads the MCP Trace meta data from NVRAM into the specified buffer */
4139static enum dbg_status qed_mcp_trace_read_meta(struct qed_hwfn *p_hwfn,
4140 struct qed_ptt *p_ptt,
4141 u32 nvram_offset_in_bytes,
4142 u32 size_in_bytes, u32 *buf)
4143{
4144 u8 modules_num, module_len, i, *byte_buf = (u8 *)buf;
4145 enum dbg_status status;
4146 u32 signature;
4147
4148 /* Read meta data from NVRAM */
4149 status = qed_nvram_read(p_hwfn,
4150 p_ptt,
4151 nvram_offset_in_bytes,
4152 size_in_bytes,
4153 buf,
4154 true);
4155 if (status != DBG_STATUS_OK)
4156 return status;
4157
4158 /* Extract and check first signature */
4159 signature = qed_read_unaligned_dword(byte_buf);
4160 byte_buf += sizeof(signature);
4161 if (signature != NVM_MAGIC_VALUE)
4162 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
4163
4164 /* Extract number of modules */
4165 modules_num = *(byte_buf++);
4166
4167 /* Skip all modules */
4168 for (i = 0; i < modules_num; i++) {
4169 module_len = *(byte_buf++);
4170 byte_buf += module_len;
4171 }
4172
4173 /* Extract and check second signature */
4174 signature = qed_read_unaligned_dword(byte_buf);
4175 byte_buf += sizeof(signature);
4176 if (signature != NVM_MAGIC_VALUE)
4177 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
4178
4179 return DBG_STATUS_OK;
4180}
4181
4182/* Dump MCP Trace */
4183static enum dbg_status qed_mcp_trace_dump(struct qed_hwfn *p_hwfn,
4184 struct qed_ptt *p_ptt,
4185 u32 *dump_buf,
4186 bool dump, u32 *num_dumped_dwords)
4187{
4188 u32 trace_data_grc_addr, trace_data_size_bytes, trace_data_size_dwords;
4189 u32 trace_meta_size_dwords = 0, running_bundle_id, offset = 0;
4190 u32 trace_meta_offset_bytes = 0, trace_meta_size_bytes = 0;
4191 enum dbg_status status;
4192 int halted = 0;
4193 bool use_mfw;
4194
4195 *num_dumped_dwords = 0;
4196
4197 use_mfw = !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP);
4198
4199 /* Get trace data info */
4200 status = qed_mcp_trace_get_data_info(p_hwfn,
4201 p_ptt,
4202 &trace_data_grc_addr,
4203 &trace_data_size_bytes);
4204 if (status != DBG_STATUS_OK)
4205 return status;
4206
4207 /* Dump global params */
4208 offset += qed_dump_common_global_params(p_hwfn,
4209 p_ptt,
4210 dump_buf + offset, dump, 1);
4211 offset += qed_dump_str_param(dump_buf + offset,
4212 dump, "dump-type", "mcp-trace");
4213
4214 /* Halt MCP while reading from scratchpad so the read data will be
4215 * consistent. if halt fails, MCP trace is taken anyway, with a small
4216 * risk that it may be corrupt.
4217 */
4218 if (dump && use_mfw) {
4219 halted = !qed_mcp_halt(p_hwfn, p_ptt);
4220 if (!halted)
4221 DP_NOTICE(p_hwfn, "MCP halt failed!\n");
4222 }
4223
4224 /* Find trace data size */
4225 trace_data_size_dwords =
4226 DIV_ROUND_UP(trace_data_size_bytes + sizeof(struct mcp_trace),
4227 BYTES_IN_DWORD);
4228
4229 /* Dump trace data section header and param */
4230 offset += qed_dump_section_hdr(dump_buf + offset,
4231 dump, "mcp_trace_data", 1);
4232 offset += qed_dump_num_param(dump_buf + offset,
4233 dump, "size", trace_data_size_dwords);
4234
4235 /* Read trace data from scratchpad into dump buffer */
4236 offset += qed_grc_dump_addr_range(p_hwfn,
4237 p_ptt,
4238 dump_buf + offset,
4239 dump,
4240 BYTES_TO_DWORDS(trace_data_grc_addr),
4241 trace_data_size_dwords, false,
4242 SPLIT_TYPE_NONE, 0);
4243
4244 /* Resume MCP (only if halt succeeded) */
4245 if (halted && qed_mcp_resume(p_hwfn, p_ptt))
4246 DP_NOTICE(p_hwfn, "Failed to resume MCP after halt!\n");
4247
4248 /* Dump trace meta section header */
4249 offset += qed_dump_section_hdr(dump_buf + offset,
4250 dump, "mcp_trace_meta", 1);
4251
4252 /* If MCP Trace meta size parameter was set, use it.
4253 * Otherwise, read trace meta.
4254 * trace_meta_size_bytes is dword-aligned.
4255 */
4256 trace_meta_size_bytes =
4257 qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_MCP_TRACE_META_SIZE);
4258 if ((!trace_meta_size_bytes || dump) && use_mfw)
4259 status = qed_mcp_trace_get_meta_info(p_hwfn,
4260 p_ptt,
4261 trace_data_size_bytes,
4262 &running_bundle_id,
4263 &trace_meta_offset_bytes,
4264 &trace_meta_size_bytes);
4265 if (status == DBG_STATUS_OK)
4266 trace_meta_size_dwords = BYTES_TO_DWORDS(trace_meta_size_bytes);
4267
4268 /* Dump trace meta size param */
4269 offset += qed_dump_num_param(dump_buf + offset,
4270 dump, "size", trace_meta_size_dwords);
4271
4272 /* Read trace meta image into dump buffer */
4273 if (dump && trace_meta_size_dwords)
4274 status = qed_mcp_trace_read_meta(p_hwfn,
4275 p_ptt,
4276 trace_meta_offset_bytes,
4277 trace_meta_size_bytes,
4278 dump_buf + offset);
4279 if (status == DBG_STATUS_OK)
4280 offset += trace_meta_size_dwords;
4281
4282 /* Dump last section */
4283 offset += qed_dump_last_section(dump_buf, offset, dump);
4284
4285 *num_dumped_dwords = offset;
4286
4287 /* If no mcp access, indicate that the dump doesn't contain the meta
4288 * data from NVRAM.
4289 */
4290 return use_mfw ? status : DBG_STATUS_NVRAM_GET_IMAGE_FAILED;
4291}
4292
4293/* Dump GRC FIFO */
4294static enum dbg_status qed_reg_fifo_dump(struct qed_hwfn *p_hwfn,
4295 struct qed_ptt *p_ptt,
4296 u32 *dump_buf,
4297 bool dump, u32 *num_dumped_dwords)
4298{
4299 u32 dwords_read, size_param_offset, offset = 0, addr, len;
4300 bool fifo_has_data;
4301
4302 *num_dumped_dwords = 0;
4303
4304 /* Dump global params */
4305 offset += qed_dump_common_global_params(p_hwfn,
4306 p_ptt,
4307 dump_buf + offset, dump, 1);
4308 offset += qed_dump_str_param(dump_buf + offset,
4309 dump, "dump-type", "reg-fifo");
4310
4311 /* Dump fifo data section header and param. The size param is 0 for
4312 * now, and is overwritten after reading the FIFO.
4313 */
4314 offset += qed_dump_section_hdr(dump_buf + offset,
4315 dump, "reg_fifo_data", 1);
4316 size_param_offset = offset;
4317 offset += qed_dump_num_param(dump_buf + offset, dump, "size", 0);
4318
4319 if (!dump) {
4320 /* FIFO max size is REG_FIFO_DEPTH_DWORDS. There is no way to
4321 * test how much data is available, except for reading it.
4322 */
4323 offset += REG_FIFO_DEPTH_DWORDS;
4324 goto out;
4325 }
4326
4327 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4328 GRC_REG_TRACE_FIFO_VALID_DATA) > 0;
4329
4330 /* Pull available data from fifo. Use DMAE since this is widebus memory
4331 * and must be accessed atomically. Test for dwords_read not passing
4332 * buffer size since more entries could be added to the buffer as we are
4333 * emptying it.
4334 */
4335 addr = BYTES_TO_DWORDS(GRC_REG_TRACE_FIFO);
4336 len = REG_FIFO_ELEMENT_DWORDS;
4337 for (dwords_read = 0;
4338 fifo_has_data && dwords_read < REG_FIFO_DEPTH_DWORDS;
4339 dwords_read += REG_FIFO_ELEMENT_DWORDS) {
4340 offset += qed_grc_dump_addr_range(p_hwfn,
4341 p_ptt,
4342 dump_buf + offset,
4343 true,
4344 addr,
4345 len,
4346 true, SPLIT_TYPE_NONE,
4347 0);
4348 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4349 GRC_REG_TRACE_FIFO_VALID_DATA) > 0;
4350 }
4351
4352 qed_dump_num_param(dump_buf + size_param_offset, dump, "size",
4353 dwords_read);
4354out:
4355 /* Dump last section */
4356 offset += qed_dump_last_section(dump_buf, offset, dump);
4357
4358 *num_dumped_dwords = offset;
4359
4360 return DBG_STATUS_OK;
4361}
4362
4363/* Dump IGU FIFO */
4364static enum dbg_status qed_igu_fifo_dump(struct qed_hwfn *p_hwfn,
4365 struct qed_ptt *p_ptt,
4366 u32 *dump_buf,
4367 bool dump, u32 *num_dumped_dwords)
4368{
4369 u32 dwords_read, size_param_offset, offset = 0, addr, len;
4370 bool fifo_has_data;
4371
4372 *num_dumped_dwords = 0;
4373
4374 /* Dump global params */
4375 offset += qed_dump_common_global_params(p_hwfn,
4376 p_ptt,
4377 dump_buf + offset, dump, 1);
4378 offset += qed_dump_str_param(dump_buf + offset,
4379 dump, "dump-type", "igu-fifo");
4380
4381 /* Dump fifo data section header and param. The size param is 0 for
4382 * now, and is overwritten after reading the FIFO.
4383 */
4384 offset += qed_dump_section_hdr(dump_buf + offset,
4385 dump, "igu_fifo_data", 1);
4386 size_param_offset = offset;
4387 offset += qed_dump_num_param(dump_buf + offset, dump, "size", 0);
4388
4389 if (!dump) {
4390 /* FIFO max size is IGU_FIFO_DEPTH_DWORDS. There is no way to
4391 * test how much data is available, except for reading it.
4392 */
4393 offset += IGU_FIFO_DEPTH_DWORDS;
4394 goto out;
4395 }
4396
4397 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4398 IGU_REG_ERROR_HANDLING_DATA_VALID) > 0;
4399
4400 /* Pull available data from fifo. Use DMAE since this is widebus memory
4401 * and must be accessed atomically. Test for dwords_read not passing
4402 * buffer size since more entries could be added to the buffer as we are
4403 * emptying it.
4404 */
4405 addr = BYTES_TO_DWORDS(IGU_REG_ERROR_HANDLING_MEMORY);
4406 len = IGU_FIFO_ELEMENT_DWORDS;
4407 for (dwords_read = 0;
4408 fifo_has_data && dwords_read < IGU_FIFO_DEPTH_DWORDS;
4409 dwords_read += IGU_FIFO_ELEMENT_DWORDS) {
4410 offset += qed_grc_dump_addr_range(p_hwfn,
4411 p_ptt,
4412 dump_buf + offset,
4413 true,
4414 addr,
4415 len,
4416 true, SPLIT_TYPE_NONE,
4417 0);
4418 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4419 IGU_REG_ERROR_HANDLING_DATA_VALID) > 0;
4420 }
4421
4422 qed_dump_num_param(dump_buf + size_param_offset, dump, "size",
4423 dwords_read);
4424out:
4425 /* Dump last section */
4426 offset += qed_dump_last_section(dump_buf, offset, dump);
4427
4428 *num_dumped_dwords = offset;
4429
4430 return DBG_STATUS_OK;
4431}
4432
4433/* Protection Override dump */
4434static enum dbg_status qed_protection_override_dump(struct qed_hwfn *p_hwfn,
4435 struct qed_ptt *p_ptt,
4436 u32 *dump_buf,
4437 bool dump,
4438 u32 *num_dumped_dwords)
4439{
4440 u32 size_param_offset, override_window_dwords, offset = 0, addr;
4441
4442 *num_dumped_dwords = 0;
4443
4444 /* Dump global params */
4445 offset += qed_dump_common_global_params(p_hwfn,
4446 p_ptt,
4447 dump_buf + offset, dump, 1);
4448 offset += qed_dump_str_param(dump_buf + offset,
4449 dump, "dump-type", "protection-override");
4450
4451 /* Dump data section header and param. The size param is 0 for now,
4452 * and is overwritten after reading the data.
4453 */
4454 offset += qed_dump_section_hdr(dump_buf + offset,
4455 dump, "protection_override_data", 1);
4456 size_param_offset = offset;
4457 offset += qed_dump_num_param(dump_buf + offset, dump, "size", 0);
4458
4459 if (!dump) {
4460 offset += PROTECTION_OVERRIDE_DEPTH_DWORDS;
4461 goto out;
4462 }
4463
4464 /* Add override window info to buffer */
4465 override_window_dwords =
4466 qed_rd(p_hwfn, p_ptt, GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW) *
4467 PROTECTION_OVERRIDE_ELEMENT_DWORDS;
4468 if (override_window_dwords) {
4469 addr = BYTES_TO_DWORDS(GRC_REG_PROTECTION_OVERRIDE_WINDOW);
4470 offset += qed_grc_dump_addr_range(p_hwfn,
4471 p_ptt,
4472 dump_buf + offset,
4473 true,
4474 addr,
4475 override_window_dwords,
4476 true, SPLIT_TYPE_NONE, 0);
4477 qed_dump_num_param(dump_buf + size_param_offset, dump, "size",
4478 override_window_dwords);
4479 }
4480out:
4481 /* Dump last section */
4482 offset += qed_dump_last_section(dump_buf, offset, dump);
4483
4484 *num_dumped_dwords = offset;
4485
4486 return DBG_STATUS_OK;
4487}
4488
4489/* Performs FW Asserts Dump to the specified buffer.
4490 * Returns the dumped size in dwords.
4491 */
4492static u32 qed_fw_asserts_dump(struct qed_hwfn *p_hwfn,
4493 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
4494{
4495 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
4496 struct fw_asserts_ram_section *asserts;
4497 char storm_letter_str[2] = "?";
4498 struct fw_info fw_info;
4499 u32 offset = 0;
4500 u8 storm_id;
4501
4502 /* Dump global params */
4503 offset += qed_dump_common_global_params(p_hwfn,
4504 p_ptt,
4505 dump_buf + offset, dump, 1);
4506 offset += qed_dump_str_param(dump_buf + offset,
4507 dump, "dump-type", "fw-asserts");
4508
4509 /* Find Storm dump size */
4510 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
4511 u32 fw_asserts_section_addr, next_list_idx_addr, next_list_idx;
4512 struct storm_defs *storm = &s_storm_defs[storm_id];
4513 u32 last_list_idx, addr;
4514
4515 if (dev_data->block_in_reset[storm->sem_block_id])
4516 continue;
4517
4518 /* Read FW info for the current Storm */
4519 qed_read_storm_fw_info(p_hwfn, p_ptt, storm_id, &fw_info);
4520
4521 asserts = &fw_info.fw_asserts_section;
4522
4523 /* Dump FW Asserts section header and params */
4524 storm_letter_str[0] = storm->letter;
4525 offset += qed_dump_section_hdr(dump_buf + offset,
4526 dump, "fw_asserts", 2);
4527 offset += qed_dump_str_param(dump_buf + offset,
4528 dump, "storm", storm_letter_str);
4529 offset += qed_dump_num_param(dump_buf + offset,
4530 dump,
4531 "size",
4532 asserts->list_element_dword_size);
4533
4534 /* Read and dump FW Asserts data */
4535 if (!dump) {
4536 offset += asserts->list_element_dword_size;
4537 continue;
4538 }
4539
4540 addr = le16_to_cpu(asserts->section_ram_line_offset);
4541 fw_asserts_section_addr = storm->sem_fast_mem_addr +
4542 SEM_FAST_REG_INT_RAM +
4543 RAM_LINES_TO_BYTES(addr);
4544
4545 next_list_idx_addr = fw_asserts_section_addr +
4546 DWORDS_TO_BYTES(asserts->list_next_index_dword_offset);
4547 next_list_idx = qed_rd(p_hwfn, p_ptt, next_list_idx_addr);
4548 last_list_idx = (next_list_idx > 0 ?
4549 next_list_idx :
4550 asserts->list_num_elements) - 1;
4551 addr = BYTES_TO_DWORDS(fw_asserts_section_addr) +
4552 asserts->list_dword_offset +
4553 last_list_idx * asserts->list_element_dword_size;
4554 offset +=
4555 qed_grc_dump_addr_range(p_hwfn, p_ptt,
4556 dump_buf + offset,
4557 dump, addr,
4558 asserts->list_element_dword_size,
4559 false, SPLIT_TYPE_NONE, 0);
4560 }
4561
4562 /* Dump last section */
4563 offset += qed_dump_last_section(dump_buf, offset, dump);
4564
4565 return offset;
4566}
4567
4568/* Dumps the specified ILT pages to the specified buffer.
4569 * Returns the dumped size in dwords.
4570 */
4571static u32 qed_ilt_dump_pages_range(u32 *dump_buf, u32 *given_offset,
4572 bool *dump, u32 start_page_id,
4573 u32 num_pages,
4574 struct phys_mem_desc *ilt_pages,
4575 bool dump_page_ids, u32 buf_size_in_dwords,
4576 u32 *given_actual_dump_size_in_dwords)
4577{
4578 u32 actual_dump_size_in_dwords = *given_actual_dump_size_in_dwords;
4579 u32 page_id, end_page_id, offset = *given_offset;
4580 struct phys_mem_desc *mem_desc = NULL;
4581 bool continue_dump = *dump;
4582 u32 partial_page_size = 0;
4583
4584 if (num_pages == 0)
4585 return offset;
4586
4587 end_page_id = start_page_id + num_pages - 1;
4588
4589 for (page_id = start_page_id; page_id <= end_page_id; page_id++) {
4590 mem_desc = &ilt_pages[page_id];
4591 if (!ilt_pages[page_id].virt_addr)
4592 continue;
4593
4594 if (dump_page_ids) {
4595 /* Copy page ID to dump buffer
4596 * (if dump is needed and buffer is not full)
4597 */
4598 if ((continue_dump) &&
4599 (offset + 1 > buf_size_in_dwords)) {
4600 continue_dump = false;
4601 actual_dump_size_in_dwords = offset;
4602 }
4603 if (continue_dump)
4604 *(dump_buf + offset) = page_id;
4605 offset++;
4606 } else {
4607 /* Copy page memory to dump buffer */
4608 if ((continue_dump) &&
4609 (offset + BYTES_TO_DWORDS(mem_desc->size) >
4610 buf_size_in_dwords)) {
4611 if (offset + BYTES_TO_DWORDS(mem_desc->size) >
4612 buf_size_in_dwords) {
4613 partial_page_size =
4614 buf_size_in_dwords - offset;
4615 memcpy(dump_buf + offset,
4616 mem_desc->virt_addr,
4617 partial_page_size);
4618 continue_dump = false;
4619 actual_dump_size_in_dwords =
4620 offset + partial_page_size;
4621 }
4622 }
4623
4624 if (continue_dump)
4625 memcpy(dump_buf + offset,
4626 mem_desc->virt_addr, mem_desc->size);
4627 offset += BYTES_TO_DWORDS(mem_desc->size);
4628 }
4629 }
4630
4631 *dump = continue_dump;
4632 *given_offset = offset;
4633 *given_actual_dump_size_in_dwords = actual_dump_size_in_dwords;
4634
4635 return offset;
4636}
4637
4638/* Dumps a section containing the dumped ILT pages.
4639 * Returns the dumped size in dwords.
4640 */
4641static u32 qed_ilt_dump_pages_section(struct qed_hwfn *p_hwfn,
4642 u32 *dump_buf,
4643 u32 *given_offset,
4644 bool *dump,
4645 u32 valid_conn_pf_pages,
4646 u32 valid_conn_vf_pages,
4647 struct phys_mem_desc *ilt_pages,
4648 bool dump_page_ids,
4649 u32 buf_size_in_dwords,
4650 u32 *given_actual_dump_size_in_dwords)
4651{
4652 struct qed_ilt_client_cfg *clients = p_hwfn->p_cxt_mngr->clients;
4653 u32 pf_start_line, start_page_id, offset = *given_offset;
4654 u32 cdut_pf_init_pages, cdut_vf_init_pages;
4655 u32 cdut_pf_work_pages, cdut_vf_work_pages;
4656 u32 base_data_offset, size_param_offset;
4657 u32 src_pages;
4658 u32 section_header_and_param_size;
4659 u32 cdut_pf_pages, cdut_vf_pages;
4660 u32 actual_dump_size_in_dwords;
4661 bool continue_dump = *dump;
4662 bool update_size = *dump;
4663 const char *section_name;
4664 u32 i;
4665
4666 actual_dump_size_in_dwords = *given_actual_dump_size_in_dwords;
4667 section_name = dump_page_ids ? "ilt_page_ids" : "ilt_page_mem";
4668 cdut_pf_init_pages = qed_get_cdut_num_pf_init_pages(p_hwfn);
4669 cdut_vf_init_pages = qed_get_cdut_num_vf_init_pages(p_hwfn);
4670 cdut_pf_work_pages = qed_get_cdut_num_pf_work_pages(p_hwfn);
4671 cdut_vf_work_pages = qed_get_cdut_num_vf_work_pages(p_hwfn);
4672 cdut_pf_pages = cdut_pf_init_pages + cdut_pf_work_pages;
4673 cdut_vf_pages = cdut_vf_init_pages + cdut_vf_work_pages;
4674 pf_start_line = p_hwfn->p_cxt_mngr->pf_start_line;
4675 section_header_and_param_size = qed_dump_section_hdr(NULL,
4676 false,
4677 section_name,
4678 1) +
4679 qed_dump_num_param(NULL, false, "size", 0);
4680
4681 if ((continue_dump) &&
4682 (offset + section_header_and_param_size > buf_size_in_dwords)) {
4683 continue_dump = false;
4684 update_size = false;
4685 actual_dump_size_in_dwords = offset;
4686 }
4687
4688 offset += qed_dump_section_hdr(dump_buf + offset,
4689 continue_dump, section_name, 1);
4690
4691 /* Dump size parameter (0 for now, overwritten with real size later) */
4692 size_param_offset = offset;
4693 offset += qed_dump_num_param(dump_buf + offset,
4694 continue_dump, "size", 0);
4695 base_data_offset = offset;
4696
4697 /* CDUC pages are ordered as follows:
4698 * - PF pages - valid section (included in PF connection type mapping)
4699 * - PF pages - invalid section (not dumped)
4700 * - For each VF in the PF:
4701 * - VF pages - valid section (included in VF connection type mapping)
4702 * - VF pages - invalid section (not dumped)
4703 */
4704 if (qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_DUMP_ILT_CDUC)) {
4705 /* Dump connection PF pages */
4706 start_page_id = clients[ILT_CLI_CDUC].first.val - pf_start_line;
4707 qed_ilt_dump_pages_range(dump_buf, &offset, &continue_dump,
4708 start_page_id, valid_conn_pf_pages,
4709 ilt_pages, dump_page_ids,
4710 buf_size_in_dwords,
4711 &actual_dump_size_in_dwords);
4712
4713 /* Dump connection VF pages */
4714 start_page_id += clients[ILT_CLI_CDUC].pf_total_lines;
4715 for (i = 0; i < p_hwfn->p_cxt_mngr->vf_count;
4716 i++, start_page_id += clients[ILT_CLI_CDUC].vf_total_lines)
4717 qed_ilt_dump_pages_range(dump_buf, &offset,
4718 &continue_dump, start_page_id,
4719 valid_conn_vf_pages,
4720 ilt_pages, dump_page_ids,
4721 buf_size_in_dwords,
4722 &actual_dump_size_in_dwords);
4723 }
4724
4725 /* CDUT pages are ordered as follows:
4726 * - PF init pages (not dumped)
4727 * - PF work pages
4728 * - For each VF in the PF:
4729 * - VF init pages (not dumped)
4730 * - VF work pages
4731 */
4732 if (qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_DUMP_ILT_CDUT)) {
4733 /* Dump task PF pages */
4734 start_page_id = clients[ILT_CLI_CDUT].first.val +
4735 cdut_pf_init_pages - pf_start_line;
4736 qed_ilt_dump_pages_range(dump_buf, &offset, &continue_dump,
4737 start_page_id, cdut_pf_work_pages,
4738 ilt_pages, dump_page_ids,
4739 buf_size_in_dwords,
4740 &actual_dump_size_in_dwords);
4741
4742 /* Dump task VF pages */
4743 start_page_id = clients[ILT_CLI_CDUT].first.val +
4744 cdut_pf_pages + cdut_vf_init_pages - pf_start_line;
4745 for (i = 0; i < p_hwfn->p_cxt_mngr->vf_count;
4746 i++, start_page_id += cdut_vf_pages)
4747 qed_ilt_dump_pages_range(dump_buf, &offset,
4748 &continue_dump, start_page_id,
4749 cdut_vf_work_pages, ilt_pages,
4750 dump_page_ids,
4751 buf_size_in_dwords,
4752 &actual_dump_size_in_dwords);
4753 }
4754
4755 /*Dump Searcher pages */
4756 if (clients[ILT_CLI_SRC].active) {
4757 start_page_id = clients[ILT_CLI_SRC].first.val - pf_start_line;
4758 src_pages = clients[ILT_CLI_SRC].last.val -
4759 clients[ILT_CLI_SRC].first.val + 1;
4760 qed_ilt_dump_pages_range(dump_buf, &offset, &continue_dump,
4761 start_page_id, src_pages, ilt_pages,
4762 dump_page_ids, buf_size_in_dwords,
4763 &actual_dump_size_in_dwords);
4764 }
4765
4766 /* Overwrite size param */
4767 if (update_size) {
4768 u32 section_size = (*dump == continue_dump) ?
4769 offset - base_data_offset :
4770 actual_dump_size_in_dwords - base_data_offset;
4771 if (section_size > 0)
4772 qed_dump_num_param(dump_buf + size_param_offset,
4773 *dump, "size", section_size);
4774 else if ((section_size == 0) && (*dump != continue_dump))
4775 actual_dump_size_in_dwords -=
4776 section_header_and_param_size;
4777 }
4778
4779 *dump = continue_dump;
4780 *given_offset = offset;
4781 *given_actual_dump_size_in_dwords = actual_dump_size_in_dwords;
4782
4783 return offset;
4784}
4785
4786/* Dumps a section containing the global parameters.
4787 * Part of ilt dump process
4788 * Returns the dumped size in dwords.
4789 */
4790static u32
4791qed_ilt_dump_dump_common_global_params(struct qed_hwfn *p_hwfn,
4792 struct qed_ptt *p_ptt,
4793 u32 *dump_buf,
4794 bool dump,
4795 u32 cduc_page_size,
4796 u32 conn_ctx_size,
4797 u32 cdut_page_size,
4798 u32 *full_dump_size_param_offset,
4799 u32 *actual_dump_size_param_offset)
4800{
4801 struct qed_ilt_client_cfg *clients = p_hwfn->p_cxt_mngr->clients;
4802 u32 offset = 0;
4803
4804 offset += qed_dump_common_global_params(p_hwfn, p_ptt,
4805 dump_buf + offset,
4806 dump, 30);
4807 offset += qed_dump_str_param(dump_buf + offset,
4808 dump,
4809 "dump-type", "ilt-dump");
4810 offset += qed_dump_num_param(dump_buf + offset,
4811 dump,
4812 "cduc-page-size",
4813 cduc_page_size);
4814 offset += qed_dump_num_param(dump_buf + offset,
4815 dump,
4816 "cduc-first-page-id",
4817 clients[ILT_CLI_CDUC].first.val);
4818 offset += qed_dump_num_param(dump_buf + offset,
4819 dump,
4820 "cduc-last-page-id",
4821 clients[ILT_CLI_CDUC].last.val);
4822 offset += qed_dump_num_param(dump_buf + offset,
4823 dump,
4824 "cduc-num-pf-pages",
4825 clients[ILT_CLI_CDUC].pf_total_lines);
4826 offset += qed_dump_num_param(dump_buf + offset,
4827 dump,
4828 "cduc-num-vf-pages",
4829 clients[ILT_CLI_CDUC].vf_total_lines);
4830 offset += qed_dump_num_param(dump_buf + offset,
4831 dump,
4832 "max-conn-ctx-size",
4833 conn_ctx_size);
4834 offset += qed_dump_num_param(dump_buf + offset,
4835 dump,
4836 "cdut-page-size",
4837 cdut_page_size);
4838 offset += qed_dump_num_param(dump_buf + offset,
4839 dump,
4840 "cdut-first-page-id",
4841 clients[ILT_CLI_CDUT].first.val);
4842 offset += qed_dump_num_param(dump_buf + offset,
4843 dump,
4844 "cdut-last-page-id",
4845 clients[ILT_CLI_CDUT].last.val);
4846 offset += qed_dump_num_param(dump_buf + offset,
4847 dump,
4848 "cdut-num-pf-init-pages",
4849 qed_get_cdut_num_pf_init_pages(p_hwfn));
4850 offset += qed_dump_num_param(dump_buf + offset,
4851 dump,
4852 "cdut-num-vf-init-pages",
4853 qed_get_cdut_num_vf_init_pages(p_hwfn));
4854 offset += qed_dump_num_param(dump_buf + offset,
4855 dump,
4856 "cdut-num-pf-work-pages",
4857 qed_get_cdut_num_pf_work_pages(p_hwfn));
4858 offset += qed_dump_num_param(dump_buf + offset,
4859 dump,
4860 "cdut-num-vf-work-pages",
4861 qed_get_cdut_num_vf_work_pages(p_hwfn));
4862 offset += qed_dump_num_param(dump_buf + offset,
4863 dump,
4864 "max-task-ctx-size",
4865 p_hwfn->p_cxt_mngr->task_ctx_size);
4866 offset += qed_dump_num_param(dump_buf + offset,
4867 dump,
4868 "first-vf-id-in-pf",
4869 p_hwfn->p_cxt_mngr->first_vf_in_pf);
4870 offset += qed_dump_num_param(dump_buf + offset,
4871 dump,
4872 "num-vfs-in-pf",
4873 p_hwfn->p_cxt_mngr->vf_count);
4874 offset += qed_dump_num_param(dump_buf + offset,
4875 dump,
4876 "ptr-size-bytes",
4877 sizeof(void *));
4878 offset += qed_dump_num_param(dump_buf + offset,
4879 dump,
4880 "pf-start-line",
4881 p_hwfn->p_cxt_mngr->pf_start_line);
4882 offset += qed_dump_num_param(dump_buf + offset,
4883 dump,
4884 "page-mem-desc-size-dwords",
4885 PAGE_MEM_DESC_SIZE_DWORDS);
4886 offset += qed_dump_num_param(dump_buf + offset,
4887 dump,
4888 "ilt-shadow-size",
4889 p_hwfn->p_cxt_mngr->ilt_shadow_size);
4890
4891 *full_dump_size_param_offset = offset;
4892
4893 offset += qed_dump_num_param(dump_buf + offset,
4894 dump, "dump-size-full", 0);
4895
4896 *actual_dump_size_param_offset = offset;
4897
4898 offset += qed_dump_num_param(dump_buf + offset,
4899 dump,
4900 "dump-size-actual", 0);
4901 offset += qed_dump_num_param(dump_buf + offset,
4902 dump,
4903 "iscsi_task_pages",
4904 p_hwfn->p_cxt_mngr->iscsi_task_pages);
4905 offset += qed_dump_num_param(dump_buf + offset,
4906 dump,
4907 "fcoe_task_pages",
4908 p_hwfn->p_cxt_mngr->fcoe_task_pages);
4909 offset += qed_dump_num_param(dump_buf + offset,
4910 dump,
4911 "roce_task_pages",
4912 p_hwfn->p_cxt_mngr->roce_task_pages);
4913 offset += qed_dump_num_param(dump_buf + offset,
4914 dump,
4915 "eth_task_pages",
4916 p_hwfn->p_cxt_mngr->eth_task_pages);
4917 offset += qed_dump_num_param(dump_buf + offset,
4918 dump,
4919 "src-first-page-id",
4920 clients[ILT_CLI_SRC].first.val);
4921 offset += qed_dump_num_param(dump_buf + offset,
4922 dump,
4923 "src-last-page-id",
4924 clients[ILT_CLI_SRC].last.val);
4925 offset += qed_dump_num_param(dump_buf + offset,
4926 dump,
4927 "src-is-active",
4928 clients[ILT_CLI_SRC].active);
4929
4930 /* Additional/Less parameters require matching of number in call to
4931 * dump_common_global_params()
4932 */
4933
4934 return offset;
4935}
4936
4937/* Dump section containing number of PF CIDs per connection type.
4938 * Part of ilt dump process.
4939 * Returns the dumped size in dwords.
4940 */
4941static u32 qed_ilt_dump_dump_num_pf_cids(struct qed_hwfn *p_hwfn,
4942 u32 *dump_buf,
4943 bool dump, u32 *valid_conn_pf_cids)
4944{
4945 u32 num_pf_cids = 0;
4946 u32 offset = 0;
4947 u8 conn_type;
4948
4949 offset += qed_dump_section_hdr(dump_buf + offset,
4950 dump, "num_pf_cids_per_conn_type", 1);
4951 offset += qed_dump_num_param(dump_buf + offset,
4952 dump, "size", NUM_OF_CONNECTION_TYPES);
4953 for (conn_type = 0, *valid_conn_pf_cids = 0;
4954 conn_type < NUM_OF_CONNECTION_TYPES; conn_type++, offset++) {
4955 num_pf_cids = p_hwfn->p_cxt_mngr->conn_cfg[conn_type].cid_count;
4956 if (dump)
4957 *(dump_buf + offset) = num_pf_cids;
4958 *valid_conn_pf_cids += num_pf_cids;
4959 }
4960
4961 return offset;
4962}
4963
4964/* Dump section containing number of VF CIDs per connection type
4965 * Part of ilt dump process.
4966 * Returns the dumped size in dwords.
4967 */
4968static u32 qed_ilt_dump_dump_num_vf_cids(struct qed_hwfn *p_hwfn,
4969 u32 *dump_buf,
4970 bool dump, u32 *valid_conn_vf_cids)
4971{
4972 u32 num_vf_cids = 0;
4973 u32 offset = 0;
4974 u8 conn_type;
4975
4976 offset += qed_dump_section_hdr(dump_buf + offset, dump,
4977 "num_vf_cids_per_conn_type", 1);
4978 offset += qed_dump_num_param(dump_buf + offset,
4979 dump, "size", NUM_OF_CONNECTION_TYPES);
4980 for (conn_type = 0, *valid_conn_vf_cids = 0;
4981 conn_type < NUM_OF_CONNECTION_TYPES; conn_type++, offset++) {
4982 num_vf_cids =
4983 p_hwfn->p_cxt_mngr->conn_cfg[conn_type].cids_per_vf;
4984 if (dump)
4985 *(dump_buf + offset) = num_vf_cids;
4986 *valid_conn_vf_cids += num_vf_cids;
4987 }
4988
4989 return offset;
4990}
4991
4992/* Performs ILT Dump to the specified buffer.
4993 * buf_size_in_dwords - The dumped buffer size.
4994 * Returns the dumped size in dwords.
4995 */
4996static u32 qed_ilt_dump(struct qed_hwfn *p_hwfn,
4997 struct qed_ptt *p_ptt,
4998 u32 *dump_buf, u32 buf_size_in_dwords, bool dump)
4999{
5000#if ((!defined VMWARE) && (!defined UEFI))
5001 struct qed_ilt_client_cfg *clients = p_hwfn->p_cxt_mngr->clients;
5002#endif
5003 u32 valid_conn_vf_cids = 0,
5004 valid_conn_vf_pages, offset = 0, real_dumped_size = 0;
5005 u32 valid_conn_pf_cids = 0, valid_conn_pf_pages, num_pages;
5006 u32 num_cids_per_page, conn_ctx_size;
5007 u32 cduc_page_size, cdut_page_size;
5008 u32 actual_dump_size_in_dwords = 0;
5009 struct phys_mem_desc *ilt_pages;
5010 u32 actul_dump_off = 0;
5011 u32 last_section_size;
5012 u32 full_dump_off = 0;
5013 u32 section_size = 0;
5014 bool continue_dump;
5015 u32 page_id;
5016
5017 last_section_size = qed_dump_last_section(NULL, 0, false);
5018 cduc_page_size = 1 <<
5019 (clients[ILT_CLI_CDUC].p_size.val + PXP_ILT_PAGE_SIZE_NUM_BITS_MIN);
5020 cdut_page_size = 1 <<
5021 (clients[ILT_CLI_CDUT].p_size.val + PXP_ILT_PAGE_SIZE_NUM_BITS_MIN);
5022 conn_ctx_size = p_hwfn->p_cxt_mngr->conn_ctx_size;
5023 num_cids_per_page = (int)(cduc_page_size / conn_ctx_size);
5024 ilt_pages = p_hwfn->p_cxt_mngr->ilt_shadow;
5025 continue_dump = dump;
5026
5027 /* if need to dump then save memory for the last section
5028 * (last section calculates CRC of dumped data)
5029 */
5030 if (dump) {
5031 if (buf_size_in_dwords >= last_section_size) {
5032 buf_size_in_dwords -= last_section_size;
5033 } else {
5034 continue_dump = false;
5035 actual_dump_size_in_dwords = offset;
5036 }
5037 }
5038
5039 /* Dump global params */
5040
5041 /* if need to dump then first check that there is enough memory
5042 * in dumped buffer for this section calculate the size of this
5043 * section without dumping. if there is not enough memory - then
5044 * stop the dumping.
5045 */
5046 if (continue_dump) {
5047 section_size =
5048 qed_ilt_dump_dump_common_global_params(p_hwfn,
5049 p_ptt,
5050 NULL,
5051 false,
5052 cduc_page_size,
5053 conn_ctx_size,
5054 cdut_page_size,
5055 &full_dump_off,
5056 &actul_dump_off);
5057 if (offset + section_size > buf_size_in_dwords) {
5058 continue_dump = false;
5059 actual_dump_size_in_dwords = offset;
5060 }
5061 }
5062
5063 offset += qed_ilt_dump_dump_common_global_params(p_hwfn,
5064 p_ptt,
5065 dump_buf + offset,
5066 continue_dump,
5067 cduc_page_size,
5068 conn_ctx_size,
5069 cdut_page_size,
5070 &full_dump_off,
5071 &actul_dump_off);
5072
5073 /* Dump section containing number of PF CIDs per connection type
5074 * If need to dump then first check that there is enough memory in
5075 * dumped buffer for this section.
5076 */
5077 if (continue_dump) {
5078 section_size =
5079 qed_ilt_dump_dump_num_pf_cids(p_hwfn,
5080 NULL,
5081 false,
5082 &valid_conn_pf_cids);
5083 if (offset + section_size > buf_size_in_dwords) {
5084 continue_dump = false;
5085 actual_dump_size_in_dwords = offset;
5086 }
5087 }
5088
5089 offset += qed_ilt_dump_dump_num_pf_cids(p_hwfn,
5090 dump_buf + offset,
5091 continue_dump,
5092 &valid_conn_pf_cids);
5093
5094 /* Dump section containing number of VF CIDs per connection type
5095 * If need to dump then first check that there is enough memory in
5096 * dumped buffer for this section.
5097 */
5098 if (continue_dump) {
5099 section_size =
5100 qed_ilt_dump_dump_num_vf_cids(p_hwfn,
5101 NULL,
5102 false,
5103 &valid_conn_vf_cids);
5104 if (offset + section_size > buf_size_in_dwords) {
5105 continue_dump = false;
5106 actual_dump_size_in_dwords = offset;
5107 }
5108 }
5109
5110 offset += qed_ilt_dump_dump_num_vf_cids(p_hwfn,
5111 dump_buf + offset,
5112 continue_dump,
5113 &valid_conn_vf_cids);
5114
5115 /* Dump section containing physical memory descriptors for each
5116 * ILT page.
5117 */
5118 num_pages = p_hwfn->p_cxt_mngr->ilt_shadow_size;
5119
5120 /* If need to dump then first check that there is enough memory
5121 * in dumped buffer for the section header.
5122 */
5123 if (continue_dump) {
5124 section_size = qed_dump_section_hdr(NULL,
5125 false,
5126 "ilt_page_desc",
5127 1) +
5128 qed_dump_num_param(NULL,
5129 false,
5130 "size",
5131 num_pages * PAGE_MEM_DESC_SIZE_DWORDS);
5132 if (offset + section_size > buf_size_in_dwords) {
5133 continue_dump = false;
5134 actual_dump_size_in_dwords = offset;
5135 }
5136 }
5137
5138 offset += qed_dump_section_hdr(dump_buf + offset,
5139 continue_dump, "ilt_page_desc", 1);
5140 offset += qed_dump_num_param(dump_buf + offset,
5141 continue_dump,
5142 "size",
5143 num_pages * PAGE_MEM_DESC_SIZE_DWORDS);
5144
5145 /* Copy memory descriptors to dump buffer
5146 * If need to dump then dump till the dump buffer size
5147 */
5148 if (continue_dump) {
5149 for (page_id = 0; page_id < num_pages;
5150 page_id++, offset += PAGE_MEM_DESC_SIZE_DWORDS) {
5151 if (continue_dump &&
5152 (offset + PAGE_MEM_DESC_SIZE_DWORDS <=
5153 buf_size_in_dwords)) {
5154 memcpy(dump_buf + offset,
5155 &ilt_pages[page_id],
5156 DWORDS_TO_BYTES
5157 (PAGE_MEM_DESC_SIZE_DWORDS));
5158 } else {
5159 if (continue_dump) {
5160 continue_dump = false;
5161 actual_dump_size_in_dwords = offset;
5162 }
5163 }
5164 }
5165 } else {
5166 offset += num_pages * PAGE_MEM_DESC_SIZE_DWORDS;
5167 }
5168
5169 valid_conn_pf_pages = DIV_ROUND_UP(valid_conn_pf_cids,
5170 num_cids_per_page);
5171 valid_conn_vf_pages = DIV_ROUND_UP(valid_conn_vf_cids,
5172 num_cids_per_page);
5173
5174 /* Dump ILT pages IDs */
5175 qed_ilt_dump_pages_section(p_hwfn, dump_buf, &offset, &continue_dump,
5176 valid_conn_pf_pages, valid_conn_vf_pages,
5177 ilt_pages, true, buf_size_in_dwords,
5178 &actual_dump_size_in_dwords);
5179
5180 /* Dump ILT pages memory */
5181 qed_ilt_dump_pages_section(p_hwfn, dump_buf, &offset, &continue_dump,
5182 valid_conn_pf_pages, valid_conn_vf_pages,
5183 ilt_pages, false, buf_size_in_dwords,
5184 &actual_dump_size_in_dwords);
5185
5186 real_dumped_size =
5187 (continue_dump == dump) ? offset : actual_dump_size_in_dwords;
5188 qed_dump_num_param(dump_buf + full_dump_off, dump,
5189 "full-dump-size", offset + last_section_size);
5190 qed_dump_num_param(dump_buf + actul_dump_off,
5191 dump,
5192 "actual-dump-size",
5193 real_dumped_size + last_section_size);
5194
5195 /* Dump last section */
5196 real_dumped_size += qed_dump_last_section(dump_buf,
5197 real_dumped_size, dump);
5198
5199 return real_dumped_size;
5200}
5201
5202/***************************** Public Functions *******************************/
5203
5204enum dbg_status qed_dbg_set_bin_ptr(struct qed_hwfn *p_hwfn,
5205 const u8 * const bin_ptr)
5206{
5207 struct bin_buffer_hdr *buf_hdrs = (struct bin_buffer_hdr *)bin_ptr;
5208 u8 buf_id;
5209
5210 /* Convert binary data to debug arrays */
5211 for (buf_id = 0; buf_id < MAX_BIN_DBG_BUFFER_TYPE; buf_id++)
5212 qed_set_dbg_bin_buf(p_hwfn,
5213 buf_id,
5214 (u32 *)(bin_ptr + buf_hdrs[buf_id].offset),
5215 buf_hdrs[buf_id].length);
5216
5217 return DBG_STATUS_OK;
5218}
5219
5220static enum dbg_status qed_dbg_set_app_ver(u32 ver)
5221{
5222 if (ver < TOOLS_VERSION)
5223 return DBG_STATUS_UNSUPPORTED_APP_VERSION;
5224
5225 s_app_ver = ver;
5226
5227 return DBG_STATUS_OK;
5228}
5229
5230bool qed_read_fw_info(struct qed_hwfn *p_hwfn,
5231 struct qed_ptt *p_ptt, struct fw_info *fw_info)
5232{
5233 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
5234 u8 storm_id;
5235
5236 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
5237 struct storm_defs *storm = &s_storm_defs[storm_id];
5238
5239 /* Skip Storm if it's in reset */
5240 if (dev_data->block_in_reset[storm->sem_block_id])
5241 continue;
5242
5243 /* Read FW info for the current Storm */
5244 qed_read_storm_fw_info(p_hwfn, p_ptt, storm_id, fw_info);
5245
5246 return true;
5247 }
5248
5249 return false;
5250}
5251
5252enum dbg_status qed_dbg_grc_config(struct qed_hwfn *p_hwfn,
5253 enum dbg_grc_params grc_param, u32 val)
5254{
5255 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
5256 enum dbg_status status;
5257 int i;
5258
5259 DP_VERBOSE(p_hwfn,
5260 QED_MSG_DEBUG,
5261 "dbg_grc_config: paramId = %d, val = %d\n", grc_param, val);
5262
5263 status = qed_dbg_dev_init(p_hwfn);
5264 if (status != DBG_STATUS_OK)
5265 return status;
5266
5267 /* Initializes the GRC parameters (if not initialized). Needed in order
5268 * to set the default parameter values for the first time.
5269 */
5270 qed_dbg_grc_init_params(p_hwfn);
5271
5272 if (grc_param >= MAX_DBG_GRC_PARAMS)
5273 return DBG_STATUS_INVALID_ARGS;
5274 if (val < s_grc_param_defs[grc_param].min ||
5275 val > s_grc_param_defs[grc_param].max)
5276 return DBG_STATUS_INVALID_ARGS;
5277
5278 if (s_grc_param_defs[grc_param].is_preset) {
5279 /* Preset param */
5280
5281 /* Disabling a preset is not allowed. Call
5282 * dbg_grc_set_params_default instead.
5283 */
5284 if (!val)
5285 return DBG_STATUS_INVALID_ARGS;
5286
5287 /* Update all params with the preset values */
5288 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++) {
5289 struct grc_param_defs *defs = &s_grc_param_defs[i];
5290 u32 preset_val;
5291 /* Skip persistent params */
5292 if (defs->is_persistent)
5293 continue;
5294
5295 /* Find preset value */
5296 if (grc_param == DBG_GRC_PARAM_EXCLUDE_ALL)
5297 preset_val =
5298 defs->exclude_all_preset_val;
5299 else if (grc_param == DBG_GRC_PARAM_CRASH)
5300 preset_val =
5301 defs->crash_preset_val[dev_data->chip_id];
5302 else
5303 return DBG_STATUS_INVALID_ARGS;
5304
5305 qed_grc_set_param(p_hwfn, i, preset_val);
5306 }
5307 } else {
5308 /* Regular param - set its value */
5309 qed_grc_set_param(p_hwfn, grc_param, val);
5310 }
5311
5312 return DBG_STATUS_OK;
5313}
5314
5315/* Assign default GRC param values */
5316void qed_dbg_grc_set_params_default(struct qed_hwfn *p_hwfn)
5317{
5318 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
5319 u32 i;
5320
5321 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++)
5322 if (!s_grc_param_defs[i].is_persistent)
5323 dev_data->grc.param_val[i] =
5324 s_grc_param_defs[i].default_val[dev_data->chip_id];
5325}
5326
5327enum dbg_status qed_dbg_grc_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5328 struct qed_ptt *p_ptt,
5329 u32 *buf_size)
5330{
5331 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5332
5333 *buf_size = 0;
5334
5335 if (status != DBG_STATUS_OK)
5336 return status;
5337
5338 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr ||
5339 !p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_REG].ptr ||
5340 !p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_MEM].ptr ||
5341 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_BLOCKS].ptr ||
5342 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_REGS].ptr)
5343 return DBG_STATUS_DBG_ARRAY_NOT_SET;
5344
5345 return qed_grc_dump(p_hwfn, p_ptt, NULL, false, buf_size);
5346}
5347
5348enum dbg_status qed_dbg_grc_dump(struct qed_hwfn *p_hwfn,
5349 struct qed_ptt *p_ptt,
5350 u32 *dump_buf,
5351 u32 buf_size_in_dwords,
5352 u32 *num_dumped_dwords)
5353{
5354 u32 needed_buf_size_in_dwords;
5355 enum dbg_status status;
5356
5357 *num_dumped_dwords = 0;
5358
5359 status = qed_dbg_grc_get_dump_buf_size(p_hwfn,
5360 p_ptt,
5361 &needed_buf_size_in_dwords);
5362 if (status != DBG_STATUS_OK)
5363 return status;
5364
5365 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5366 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5367
5368 /* Doesn't do anything, needed for compile time asserts */
5369 qed_static_asserts();
5370
5371 /* GRC Dump */
5372 status = qed_grc_dump(p_hwfn, p_ptt, dump_buf, true, num_dumped_dwords);
5373
5374 /* Revert GRC params to their default */
5375 qed_dbg_grc_set_params_default(p_hwfn);
5376
5377 return status;
5378}
5379
5380enum dbg_status qed_dbg_idle_chk_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5381 struct qed_ptt *p_ptt,
5382 u32 *buf_size)
5383{
5384 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
5385 struct idle_chk_data *idle_chk = &dev_data->idle_chk;
5386 enum dbg_status status;
5387
5388 *buf_size = 0;
5389
5390 status = qed_dbg_dev_init(p_hwfn);
5391 if (status != DBG_STATUS_OK)
5392 return status;
5393
5394 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr ||
5395 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_REGS].ptr ||
5396 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_IMMS].ptr ||
5397 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_RULES].ptr)
5398 return DBG_STATUS_DBG_ARRAY_NOT_SET;
5399
5400 if (!idle_chk->buf_size_set) {
5401 idle_chk->buf_size = qed_idle_chk_dump(p_hwfn,
5402 p_ptt, NULL, false);
5403 idle_chk->buf_size_set = true;
5404 }
5405
5406 *buf_size = idle_chk->buf_size;
5407
5408 return DBG_STATUS_OK;
5409}
5410
5411enum dbg_status qed_dbg_idle_chk_dump(struct qed_hwfn *p_hwfn,
5412 struct qed_ptt *p_ptt,
5413 u32 *dump_buf,
5414 u32 buf_size_in_dwords,
5415 u32 *num_dumped_dwords)
5416{
5417 u32 needed_buf_size_in_dwords;
5418 enum dbg_status status;
5419
5420 *num_dumped_dwords = 0;
5421
5422 status = qed_dbg_idle_chk_get_dump_buf_size(p_hwfn,
5423 p_ptt,
5424 &needed_buf_size_in_dwords);
5425 if (status != DBG_STATUS_OK)
5426 return status;
5427
5428 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5429 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5430
5431 /* Update reset state */
5432 qed_grc_unreset_blocks(p_hwfn, p_ptt, true);
5433 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5434
5435 /* Idle Check Dump */
5436 *num_dumped_dwords = qed_idle_chk_dump(p_hwfn, p_ptt, dump_buf, true);
5437
5438 /* Revert GRC params to their default */
5439 qed_dbg_grc_set_params_default(p_hwfn);
5440
5441 return DBG_STATUS_OK;
5442}
5443
5444enum dbg_status qed_dbg_mcp_trace_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5445 struct qed_ptt *p_ptt,
5446 u32 *buf_size)
5447{
5448 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5449
5450 *buf_size = 0;
5451
5452 if (status != DBG_STATUS_OK)
5453 return status;
5454
5455 return qed_mcp_trace_dump(p_hwfn, p_ptt, NULL, false, buf_size);
5456}
5457
5458enum dbg_status qed_dbg_mcp_trace_dump(struct qed_hwfn *p_hwfn,
5459 struct qed_ptt *p_ptt,
5460 u32 *dump_buf,
5461 u32 buf_size_in_dwords,
5462 u32 *num_dumped_dwords)
5463{
5464 u32 needed_buf_size_in_dwords;
5465 enum dbg_status status;
5466
5467 status =
5468 qed_dbg_mcp_trace_get_dump_buf_size(p_hwfn,
5469 p_ptt,
5470 &needed_buf_size_in_dwords);
5471 if (status != DBG_STATUS_OK && status !=
5472 DBG_STATUS_NVRAM_GET_IMAGE_FAILED)
5473 return status;
5474
5475 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5476 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5477
5478 /* Update reset state */
5479 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5480
5481 /* Perform dump */
5482 status = qed_mcp_trace_dump(p_hwfn,
5483 p_ptt, dump_buf, true, num_dumped_dwords);
5484
5485 /* Revert GRC params to their default */
5486 qed_dbg_grc_set_params_default(p_hwfn);
5487
5488 return status;
5489}
5490
5491enum dbg_status qed_dbg_reg_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5492 struct qed_ptt *p_ptt,
5493 u32 *buf_size)
5494{
5495 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5496
5497 *buf_size = 0;
5498
5499 if (status != DBG_STATUS_OK)
5500 return status;
5501
5502 return qed_reg_fifo_dump(p_hwfn, p_ptt, NULL, false, buf_size);
5503}
5504
5505enum dbg_status qed_dbg_reg_fifo_dump(struct qed_hwfn *p_hwfn,
5506 struct qed_ptt *p_ptt,
5507 u32 *dump_buf,
5508 u32 buf_size_in_dwords,
5509 u32 *num_dumped_dwords)
5510{
5511 u32 needed_buf_size_in_dwords;
5512 enum dbg_status status;
5513
5514 *num_dumped_dwords = 0;
5515
5516 status = qed_dbg_reg_fifo_get_dump_buf_size(p_hwfn,
5517 p_ptt,
5518 &needed_buf_size_in_dwords);
5519 if (status != DBG_STATUS_OK)
5520 return status;
5521
5522 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5523 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5524
5525 /* Update reset state */
5526 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5527
5528 status = qed_reg_fifo_dump(p_hwfn,
5529 p_ptt, dump_buf, true, num_dumped_dwords);
5530
5531 /* Revert GRC params to their default */
5532 qed_dbg_grc_set_params_default(p_hwfn);
5533
5534 return status;
5535}
5536
5537enum dbg_status qed_dbg_igu_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5538 struct qed_ptt *p_ptt,
5539 u32 *buf_size)
5540{
5541 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5542
5543 *buf_size = 0;
5544
5545 if (status != DBG_STATUS_OK)
5546 return status;
5547
5548 return qed_igu_fifo_dump(p_hwfn, p_ptt, NULL, false, buf_size);
5549}
5550
5551enum dbg_status qed_dbg_igu_fifo_dump(struct qed_hwfn *p_hwfn,
5552 struct qed_ptt *p_ptt,
5553 u32 *dump_buf,
5554 u32 buf_size_in_dwords,
5555 u32 *num_dumped_dwords)
5556{
5557 u32 needed_buf_size_in_dwords;
5558 enum dbg_status status;
5559
5560 *num_dumped_dwords = 0;
5561
5562 status = qed_dbg_igu_fifo_get_dump_buf_size(p_hwfn,
5563 p_ptt,
5564 &needed_buf_size_in_dwords);
5565 if (status != DBG_STATUS_OK)
5566 return status;
5567
5568 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5569 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5570
5571 /* Update reset state */
5572 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5573
5574 status = qed_igu_fifo_dump(p_hwfn,
5575 p_ptt, dump_buf, true, num_dumped_dwords);
5576 /* Revert GRC params to their default */
5577 qed_dbg_grc_set_params_default(p_hwfn);
5578
5579 return status;
5580}
5581
5582enum dbg_status
5583qed_dbg_protection_override_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5584 struct qed_ptt *p_ptt,
5585 u32 *buf_size)
5586{
5587 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5588
5589 *buf_size = 0;
5590
5591 if (status != DBG_STATUS_OK)
5592 return status;
5593
5594 return qed_protection_override_dump(p_hwfn,
5595 p_ptt, NULL, false, buf_size);
5596}
5597
5598enum dbg_status qed_dbg_protection_override_dump(struct qed_hwfn *p_hwfn,
5599 struct qed_ptt *p_ptt,
5600 u32 *dump_buf,
5601 u32 buf_size_in_dwords,
5602 u32 *num_dumped_dwords)
5603{
5604 u32 needed_buf_size_in_dwords, *p_size = &needed_buf_size_in_dwords;
5605 enum dbg_status status;
5606
5607 *num_dumped_dwords = 0;
5608
5609 status =
5610 qed_dbg_protection_override_get_dump_buf_size(p_hwfn,
5611 p_ptt,
5612 p_size);
5613 if (status != DBG_STATUS_OK)
5614 return status;
5615
5616 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5617 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5618
5619 /* Update reset state */
5620 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5621
5622 status = qed_protection_override_dump(p_hwfn,
5623 p_ptt,
5624 dump_buf,
5625 true, num_dumped_dwords);
5626
5627 /* Revert GRC params to their default */
5628 qed_dbg_grc_set_params_default(p_hwfn);
5629
5630 return status;
5631}
5632
5633enum dbg_status qed_dbg_fw_asserts_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5634 struct qed_ptt *p_ptt,
5635 u32 *buf_size)
5636{
5637 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5638
5639 *buf_size = 0;
5640
5641 if (status != DBG_STATUS_OK)
5642 return status;
5643
5644 /* Update reset state */
5645 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5646
5647 *buf_size = qed_fw_asserts_dump(p_hwfn, p_ptt, NULL, false);
5648
5649 return DBG_STATUS_OK;
5650}
5651
5652enum dbg_status qed_dbg_fw_asserts_dump(struct qed_hwfn *p_hwfn,
5653 struct qed_ptt *p_ptt,
5654 u32 *dump_buf,
5655 u32 buf_size_in_dwords,
5656 u32 *num_dumped_dwords)
5657{
5658 u32 needed_buf_size_in_dwords, *p_size = &needed_buf_size_in_dwords;
5659 enum dbg_status status;
5660
5661 *num_dumped_dwords = 0;
5662
5663 status =
5664 qed_dbg_fw_asserts_get_dump_buf_size(p_hwfn,
5665 p_ptt,
5666 p_size);
5667 if (status != DBG_STATUS_OK)
5668 return status;
5669
5670 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5671 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5672
5673 *num_dumped_dwords = qed_fw_asserts_dump(p_hwfn, p_ptt, dump_buf, true);
5674
5675 /* Revert GRC params to their default */
5676 qed_dbg_grc_set_params_default(p_hwfn);
5677
5678 return DBG_STATUS_OK;
5679}
5680
5681static enum dbg_status qed_dbg_ilt_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5682 struct qed_ptt *p_ptt,
5683 u32 *buf_size)
5684{
5685 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5686
5687 *buf_size = 0;
5688
5689 if (status != DBG_STATUS_OK)
5690 return status;
5691
5692 *buf_size = qed_ilt_dump(p_hwfn, p_ptt, NULL, 0, false);
5693
5694 return DBG_STATUS_OK;
5695}
5696
5697static enum dbg_status qed_dbg_ilt_dump(struct qed_hwfn *p_hwfn,
5698 struct qed_ptt *p_ptt,
5699 u32 *dump_buf,
5700 u32 buf_size_in_dwords,
5701 u32 *num_dumped_dwords)
5702{
5703 *num_dumped_dwords = qed_ilt_dump(p_hwfn,
5704 p_ptt,
5705 dump_buf, buf_size_in_dwords, true);
5706
5707 /* Reveret GRC params to their default */
5708 qed_dbg_grc_set_params_default(p_hwfn);
5709
5710 return DBG_STATUS_OK;
5711}
5712
5713enum dbg_status qed_dbg_read_attn(struct qed_hwfn *p_hwfn,
5714 struct qed_ptt *p_ptt,
5715 enum block_id block_id,
5716 enum dbg_attn_type attn_type,
5717 bool clear_status,
5718 struct dbg_attn_block_result *results)
5719{
5720 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5721 u8 reg_idx, num_attn_regs, num_result_regs = 0;
5722 const struct dbg_attn_reg *attn_reg_arr;
5723
5724 if (status != DBG_STATUS_OK)
5725 return status;
5726
5727 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr ||
5728 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_BLOCKS].ptr ||
5729 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_REGS].ptr)
5730 return DBG_STATUS_DBG_ARRAY_NOT_SET;
5731
5732 attn_reg_arr = qed_get_block_attn_regs(p_hwfn,
5733 block_id,
5734 attn_type, &num_attn_regs);
5735
5736 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) {
5737 const struct dbg_attn_reg *reg_data = &attn_reg_arr[reg_idx];
5738 struct dbg_attn_reg_result *reg_result;
5739 u32 sts_addr, sts_val;
5740 u16 modes_buf_offset;
5741 bool eval_mode;
5742
5743 /* Check mode */
5744 eval_mode = GET_FIELD(reg_data->mode.data,
5745 DBG_MODE_HDR_EVAL_MODE) > 0;
5746 modes_buf_offset = GET_FIELD(reg_data->mode.data,
5747 DBG_MODE_HDR_MODES_BUF_OFFSET);
5748 if (eval_mode && !qed_is_mode_match(p_hwfn, &modes_buf_offset))
5749 continue;
5750
5751 /* Mode match - read attention status register */
5752 sts_addr = DWORDS_TO_BYTES(clear_status ?
5753 reg_data->sts_clr_address :
5754 GET_FIELD(reg_data->data,
5755 DBG_ATTN_REG_STS_ADDRESS));
5756 sts_val = qed_rd(p_hwfn, p_ptt, sts_addr);
5757 if (!sts_val)
5758 continue;
5759
5760 /* Non-zero attention status - add to results */
5761 reg_result = &results->reg_results[num_result_regs];
5762 SET_FIELD(reg_result->data,
5763 DBG_ATTN_REG_RESULT_STS_ADDRESS, sts_addr);
5764 SET_FIELD(reg_result->data,
5765 DBG_ATTN_REG_RESULT_NUM_REG_ATTN,
5766 GET_FIELD(reg_data->data, DBG_ATTN_REG_NUM_REG_ATTN));
5767 reg_result->block_attn_offset = reg_data->block_attn_offset;
5768 reg_result->sts_val = sts_val;
5769 reg_result->mask_val = qed_rd(p_hwfn,
5770 p_ptt,
5771 DWORDS_TO_BYTES
5772 (reg_data->mask_address));
5773 num_result_regs++;
5774 }
5775
5776 results->block_id = (u8)block_id;
5777 results->names_offset =
5778 qed_get_block_attn_data(p_hwfn, block_id, attn_type)->names_offset;
5779 SET_FIELD(results->data, DBG_ATTN_BLOCK_RESULT_ATTN_TYPE, attn_type);
5780 SET_FIELD(results->data,
5781 DBG_ATTN_BLOCK_RESULT_NUM_REGS, num_result_regs);
5782
5783 return DBG_STATUS_OK;
5784}
5785
5786/******************************* Data Types **********************************/
5787
5788/* REG fifo element */
5789struct reg_fifo_element {
5790 u64 data;
5791#define REG_FIFO_ELEMENT_ADDRESS_SHIFT 0
5792#define REG_FIFO_ELEMENT_ADDRESS_MASK 0x7fffff
5793#define REG_FIFO_ELEMENT_ACCESS_SHIFT 23
5794#define REG_FIFO_ELEMENT_ACCESS_MASK 0x1
5795#define REG_FIFO_ELEMENT_PF_SHIFT 24
5796#define REG_FIFO_ELEMENT_PF_MASK 0xf
5797#define REG_FIFO_ELEMENT_VF_SHIFT 28
5798#define REG_FIFO_ELEMENT_VF_MASK 0xff
5799#define REG_FIFO_ELEMENT_PORT_SHIFT 36
5800#define REG_FIFO_ELEMENT_PORT_MASK 0x3
5801#define REG_FIFO_ELEMENT_PRIVILEGE_SHIFT 38
5802#define REG_FIFO_ELEMENT_PRIVILEGE_MASK 0x3
5803#define REG_FIFO_ELEMENT_PROTECTION_SHIFT 40
5804#define REG_FIFO_ELEMENT_PROTECTION_MASK 0x7
5805#define REG_FIFO_ELEMENT_MASTER_SHIFT 43
5806#define REG_FIFO_ELEMENT_MASTER_MASK 0xf
5807#define REG_FIFO_ELEMENT_ERROR_SHIFT 47
5808#define REG_FIFO_ELEMENT_ERROR_MASK 0x1f
5809};
5810
5811/* REG fifo error element */
5812struct reg_fifo_err {
5813 u32 err_code;
5814 const char *err_msg;
5815};
5816
5817/* IGU fifo element */
5818struct igu_fifo_element {
5819 u32 dword0;
5820#define IGU_FIFO_ELEMENT_DWORD0_FID_SHIFT 0
5821#define IGU_FIFO_ELEMENT_DWORD0_FID_MASK 0xff
5822#define IGU_FIFO_ELEMENT_DWORD0_IS_PF_SHIFT 8
5823#define IGU_FIFO_ELEMENT_DWORD0_IS_PF_MASK 0x1
5824#define IGU_FIFO_ELEMENT_DWORD0_SOURCE_SHIFT 9
5825#define IGU_FIFO_ELEMENT_DWORD0_SOURCE_MASK 0xf
5826#define IGU_FIFO_ELEMENT_DWORD0_ERR_TYPE_SHIFT 13
5827#define IGU_FIFO_ELEMENT_DWORD0_ERR_TYPE_MASK 0xf
5828#define IGU_FIFO_ELEMENT_DWORD0_CMD_ADDR_SHIFT 17
5829#define IGU_FIFO_ELEMENT_DWORD0_CMD_ADDR_MASK 0x7fff
5830 u32 dword1;
5831 u32 dword2;
5832#define IGU_FIFO_ELEMENT_DWORD12_IS_WR_CMD_SHIFT 0
5833#define IGU_FIFO_ELEMENT_DWORD12_IS_WR_CMD_MASK 0x1
5834#define IGU_FIFO_ELEMENT_DWORD12_WR_DATA_SHIFT 1
5835#define IGU_FIFO_ELEMENT_DWORD12_WR_DATA_MASK 0xffffffff
5836 u32 reserved;
5837};
5838
5839struct igu_fifo_wr_data {
5840 u32 data;
5841#define IGU_FIFO_WR_DATA_PROD_CONS_SHIFT 0
5842#define IGU_FIFO_WR_DATA_PROD_CONS_MASK 0xffffff
5843#define IGU_FIFO_WR_DATA_UPDATE_FLAG_SHIFT 24
5844#define IGU_FIFO_WR_DATA_UPDATE_FLAG_MASK 0x1
5845#define IGU_FIFO_WR_DATA_EN_DIS_INT_FOR_SB_SHIFT 25
5846#define IGU_FIFO_WR_DATA_EN_DIS_INT_FOR_SB_MASK 0x3
5847#define IGU_FIFO_WR_DATA_SEGMENT_SHIFT 27
5848#define IGU_FIFO_WR_DATA_SEGMENT_MASK 0x1
5849#define IGU_FIFO_WR_DATA_TIMER_MASK_SHIFT 28
5850#define IGU_FIFO_WR_DATA_TIMER_MASK_MASK 0x1
5851#define IGU_FIFO_WR_DATA_CMD_TYPE_SHIFT 31
5852#define IGU_FIFO_WR_DATA_CMD_TYPE_MASK 0x1
5853};
5854
5855struct igu_fifo_cleanup_wr_data {
5856 u32 data;
5857#define IGU_FIFO_CLEANUP_WR_DATA_RESERVED_SHIFT 0
5858#define IGU_FIFO_CLEANUP_WR_DATA_RESERVED_MASK 0x7ffffff
5859#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_VAL_SHIFT 27
5860#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_VAL_MASK 0x1
5861#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_TYPE_SHIFT 28
5862#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_TYPE_MASK 0x7
5863#define IGU_FIFO_CLEANUP_WR_DATA_CMD_TYPE_SHIFT 31
5864#define IGU_FIFO_CLEANUP_WR_DATA_CMD_TYPE_MASK 0x1
5865};
5866
5867/* Protection override element */
5868struct protection_override_element {
5869 u64 data;
5870#define PROTECTION_OVERRIDE_ELEMENT_ADDRESS_SHIFT 0
5871#define PROTECTION_OVERRIDE_ELEMENT_ADDRESS_MASK 0x7fffff
5872#define PROTECTION_OVERRIDE_ELEMENT_WINDOW_SIZE_SHIFT 23
5873#define PROTECTION_OVERRIDE_ELEMENT_WINDOW_SIZE_MASK 0xffffff
5874#define PROTECTION_OVERRIDE_ELEMENT_READ_SHIFT 47
5875#define PROTECTION_OVERRIDE_ELEMENT_READ_MASK 0x1
5876#define PROTECTION_OVERRIDE_ELEMENT_WRITE_SHIFT 48
5877#define PROTECTION_OVERRIDE_ELEMENT_WRITE_MASK 0x1
5878#define PROTECTION_OVERRIDE_ELEMENT_READ_PROTECTION_SHIFT 49
5879#define PROTECTION_OVERRIDE_ELEMENT_READ_PROTECTION_MASK 0x7
5880#define PROTECTION_OVERRIDE_ELEMENT_WRITE_PROTECTION_SHIFT 52
5881#define PROTECTION_OVERRIDE_ELEMENT_WRITE_PROTECTION_MASK 0x7
5882};
5883
5884enum igu_fifo_sources {
5885 IGU_SRC_PXP0,
5886 IGU_SRC_PXP1,
5887 IGU_SRC_PXP2,
5888 IGU_SRC_PXP3,
5889 IGU_SRC_PXP4,
5890 IGU_SRC_PXP5,
5891 IGU_SRC_PXP6,
5892 IGU_SRC_PXP7,
5893 IGU_SRC_CAU,
5894 IGU_SRC_ATTN,
5895 IGU_SRC_GRC
5896};
5897
5898enum igu_fifo_addr_types {
5899 IGU_ADDR_TYPE_MSIX_MEM,
5900 IGU_ADDR_TYPE_WRITE_PBA,
5901 IGU_ADDR_TYPE_WRITE_INT_ACK,
5902 IGU_ADDR_TYPE_WRITE_ATTN_BITS,
5903 IGU_ADDR_TYPE_READ_INT,
5904 IGU_ADDR_TYPE_WRITE_PROD_UPDATE,
5905 IGU_ADDR_TYPE_RESERVED
5906};
5907
5908struct igu_fifo_addr_data {
5909 u16 start_addr;
5910 u16 end_addr;
5911 char *desc;
5912 char *vf_desc;
5913 enum igu_fifo_addr_types type;
5914};
5915
5916/******************************** Constants **********************************/
5917
5918#define MAX_MSG_LEN 1024
5919
5920#define MCP_TRACE_MAX_MODULE_LEN 8
5921#define MCP_TRACE_FORMAT_MAX_PARAMS 3
5922#define MCP_TRACE_FORMAT_PARAM_WIDTH \
5923 (MCP_TRACE_FORMAT_P2_SIZE_OFFSET - MCP_TRACE_FORMAT_P1_SIZE_OFFSET)
5924
5925#define REG_FIFO_ELEMENT_ADDR_FACTOR 4
5926#define REG_FIFO_ELEMENT_IS_PF_VF_VAL 127
5927
5928#define PROTECTION_OVERRIDE_ELEMENT_ADDR_FACTOR 4
5929
5930/***************************** Constant Arrays *******************************/
5931
5932/* Status string array */
5933static const char * const s_status_str[] = {
5934 /* DBG_STATUS_OK */
5935 "Operation completed successfully",
5936
5937 /* DBG_STATUS_APP_VERSION_NOT_SET */
5938 "Debug application version wasn't set",
5939
5940 /* DBG_STATUS_UNSUPPORTED_APP_VERSION */
5941 "Unsupported debug application version",
5942
5943 /* DBG_STATUS_DBG_BLOCK_NOT_RESET */
5944 "The debug block wasn't reset since the last recording",
5945
5946 /* DBG_STATUS_INVALID_ARGS */
5947 "Invalid arguments",
5948
5949 /* DBG_STATUS_OUTPUT_ALREADY_SET */
5950 "The debug output was already set",
5951
5952 /* DBG_STATUS_INVALID_PCI_BUF_SIZE */
5953 "Invalid PCI buffer size",
5954
5955 /* DBG_STATUS_PCI_BUF_ALLOC_FAILED */
5956 "PCI buffer allocation failed",
5957
5958 /* DBG_STATUS_PCI_BUF_NOT_ALLOCATED */
5959 "A PCI buffer wasn't allocated",
5960
5961 /* DBG_STATUS_INVALID_FILTER_TRIGGER_DWORDS */
5962 "The filter/trigger constraint dword offsets are not enabled for recording",
5963 /* DBG_STATUS_NO_MATCHING_FRAMING_MODE */
5964 "No matching framing mode",
5965
5966 /* DBG_STATUS_VFC_READ_ERROR */
5967 "Error reading from VFC",
5968
5969 /* DBG_STATUS_STORM_ALREADY_ENABLED */
5970 "The Storm was already enabled",
5971
5972 /* DBG_STATUS_STORM_NOT_ENABLED */
5973 "The specified Storm wasn't enabled",
5974
5975 /* DBG_STATUS_BLOCK_ALREADY_ENABLED */
5976 "The block was already enabled",
5977
5978 /* DBG_STATUS_BLOCK_NOT_ENABLED */
5979 "The specified block wasn't enabled",
5980
5981 /* DBG_STATUS_NO_INPUT_ENABLED */
5982 "No input was enabled for recording",
5983
5984 /* DBG_STATUS_NO_FILTER_TRIGGER_256B */
5985 "Filters and triggers are not allowed in E4 256-bit mode",
5986
5987 /* DBG_STATUS_FILTER_ALREADY_ENABLED */
5988 "The filter was already enabled",
5989
5990 /* DBG_STATUS_TRIGGER_ALREADY_ENABLED */
5991 "The trigger was already enabled",
5992
5993 /* DBG_STATUS_TRIGGER_NOT_ENABLED */
5994 "The trigger wasn't enabled",
5995
5996 /* DBG_STATUS_CANT_ADD_CONSTRAINT */
5997 "A constraint can be added only after a filter was enabled or a trigger state was added",
5998
5999 /* DBG_STATUS_TOO_MANY_TRIGGER_STATES */
6000 "Cannot add more than 3 trigger states",
6001
6002 /* DBG_STATUS_TOO_MANY_CONSTRAINTS */
6003 "Cannot add more than 4 constraints per filter or trigger state",
6004
6005 /* DBG_STATUS_RECORDING_NOT_STARTED */
6006 "The recording wasn't started",
6007
6008 /* DBG_STATUS_DATA_DIDNT_TRIGGER */
6009 "A trigger was configured, but it didn't trigger",
6010
6011 /* DBG_STATUS_NO_DATA_RECORDED */
6012 "No data was recorded",
6013
6014 /* DBG_STATUS_DUMP_BUF_TOO_SMALL */
6015 "Dump buffer is too small",
6016
6017 /* DBG_STATUS_DUMP_NOT_CHUNK_ALIGNED */
6018 "Dumped data is not aligned to chunks",
6019
6020 /* DBG_STATUS_UNKNOWN_CHIP */
6021 "Unknown chip",
6022
6023 /* DBG_STATUS_VIRT_MEM_ALLOC_FAILED */
6024 "Failed allocating virtual memory",
6025
6026 /* DBG_STATUS_BLOCK_IN_RESET */
6027 "The input block is in reset",
6028
6029 /* DBG_STATUS_INVALID_TRACE_SIGNATURE */
6030 "Invalid MCP trace signature found in NVRAM",
6031
6032 /* DBG_STATUS_INVALID_NVRAM_BUNDLE */
6033 "Invalid bundle ID found in NVRAM",
6034
6035 /* DBG_STATUS_NVRAM_GET_IMAGE_FAILED */
6036 "Failed getting NVRAM image",
6037
6038 /* DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE */
6039 "NVRAM image is not dword-aligned",
6040
6041 /* DBG_STATUS_NVRAM_READ_FAILED */
6042 "Failed reading from NVRAM",
6043
6044 /* DBG_STATUS_IDLE_CHK_PARSE_FAILED */
6045 "Idle check parsing failed",
6046
6047 /* DBG_STATUS_MCP_TRACE_BAD_DATA */
6048 "MCP Trace data is corrupt",
6049
6050 /* DBG_STATUS_MCP_TRACE_NO_META */
6051 "Dump doesn't contain meta data - it must be provided in image file",
6052
6053 /* DBG_STATUS_MCP_COULD_NOT_HALT */
6054 "Failed to halt MCP",
6055
6056 /* DBG_STATUS_MCP_COULD_NOT_RESUME */
6057 "Failed to resume MCP after halt",
6058
6059 /* DBG_STATUS_RESERVED0 */
6060 "",
6061
6062 /* DBG_STATUS_SEMI_FIFO_NOT_EMPTY */
6063 "Failed to empty SEMI sync FIFO",
6064
6065 /* DBG_STATUS_IGU_FIFO_BAD_DATA */
6066 "IGU FIFO data is corrupt",
6067
6068 /* DBG_STATUS_MCP_COULD_NOT_MASK_PRTY */
6069 "MCP failed to mask parities",
6070
6071 /* DBG_STATUS_FW_ASSERTS_PARSE_FAILED */
6072 "FW Asserts parsing failed",
6073
6074 /* DBG_STATUS_REG_FIFO_BAD_DATA */
6075 "GRC FIFO data is corrupt",
6076
6077 /* DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA */
6078 "Protection Override data is corrupt",
6079
6080 /* DBG_STATUS_DBG_ARRAY_NOT_SET */
6081 "Debug arrays were not set (when using binary files, dbg_set_bin_ptr must be called)",
6082
6083 /* DBG_STATUS_RESERVED1 */
6084 "",
6085
6086 /* DBG_STATUS_NON_MATCHING_LINES */
6087 "Non-matching debug lines - in E4, all lines must be of the same type (either 128b or 256b)",
6088
6089 /* DBG_STATUS_INSUFFICIENT_HW_IDS */
6090 "Insufficient HW IDs. Try to record less Storms/blocks",
6091
6092 /* DBG_STATUS_DBG_BUS_IN_USE */
6093 "The debug bus is in use",
6094
6095 /* DBG_STATUS_INVALID_STORM_DBG_MODE */
6096 "The storm debug mode is not supported in the current chip",
6097
6098 /* DBG_STATUS_OTHER_ENGINE_BB_ONLY */
6099 "Other engine is supported only in BB",
6100
6101 /* DBG_STATUS_FILTER_SINGLE_HW_ID */
6102 "The configured filter mode requires a single Storm/block input",
6103
6104 /* DBG_STATUS_TRIGGER_SINGLE_HW_ID */
6105 "The configured filter mode requires that all the constraints of a single trigger state will be defined on a single Storm/block input",
6106
6107 /* DBG_STATUS_MISSING_TRIGGER_STATE_STORM */
6108 "When triggering on Storm data, the Storm to trigger on must be specified",
6109
6110 /* DBG_STATUS_MDUMP2_FAILED_TO_REQUEST_OFFSIZE */
6111 "Failed to request MDUMP2 Offsize",
6112
6113 /* DBG_STATUS_MDUMP2_FAILED_VALIDATION_OF_DATA_CRC */
6114 "Expected CRC (part of the MDUMP2 data) is different than the calculated CRC over that data",
6115
6116 /* DBG_STATUS_MDUMP2_INVALID_SIGNATURE */
6117 "Invalid Signature found at start of MDUMP2",
6118
6119 /* DBG_STATUS_MDUMP2_INVALID_LOG_SIZE */
6120 "Invalid Log Size of MDUMP2",
6121
6122 /* DBG_STATUS_MDUMP2_INVALID_LOG_HDR */
6123 "Invalid Log Header of MDUMP2",
6124
6125 /* DBG_STATUS_MDUMP2_INVALID_LOG_DATA */
6126 "Invalid Log Data of MDUMP2",
6127
6128 /* DBG_STATUS_MDUMP2_ERROR_EXTRACTING_NUM_PORTS */
6129 "Could not extract number of ports from regval buf of MDUMP2",
6130
6131 /* DBG_STATUS_MDUMP2_ERROR_EXTRACTING_MFW_STATUS */
6132 "Could not extract MFW (link) status from regval buf of MDUMP2",
6133
6134 /* DBG_STATUS_MDUMP2_ERROR_DISPLAYING_LINKDUMP */
6135 "Could not display linkdump of MDUMP2",
6136
6137 /* DBG_STATUS_MDUMP2_ERROR_READING_PHY_CFG */
6138 "Could not read PHY CFG of MDUMP2",
6139
6140 /* DBG_STATUS_MDUMP2_ERROR_READING_PLL_MODE */
6141 "Could not read PLL Mode of MDUMP2",
6142
6143 /* DBG_STATUS_MDUMP2_ERROR_READING_LANE_REGS */
6144 "Could not read TSCF/TSCE Lane Regs of MDUMP2",
6145
6146 /* DBG_STATUS_MDUMP2_ERROR_ALLOCATING_BUF */
6147 "Could not allocate MDUMP2 reg-val internal buffer"
6148};
6149
6150/* Idle check severity names array */
6151static const char * const s_idle_chk_severity_str[] = {
6152 "Error",
6153 "Error if no traffic",
6154 "Warning"
6155};
6156
6157/* MCP Trace level names array */
6158static const char * const s_mcp_trace_level_str[] = {
6159 "ERROR",
6160 "TRACE",
6161 "DEBUG"
6162};
6163
6164/* Access type names array */
6165static const char * const s_access_strs[] = {
6166 "read",
6167 "write"
6168};
6169
6170/* Privilege type names array */
6171static const char * const s_privilege_strs[] = {
6172 "VF",
6173 "PDA",
6174 "HV",
6175 "UA"
6176};
6177
6178/* Protection type names array */
6179static const char * const s_protection_strs[] = {
6180 "(default)",
6181 "(default)",
6182 "(default)",
6183 "(default)",
6184 "override VF",
6185 "override PDA",
6186 "override HV",
6187 "override UA"
6188};
6189
6190/* Master type names array */
6191static const char * const s_master_strs[] = {
6192 "???",
6193 "pxp",
6194 "mcp",
6195 "msdm",
6196 "psdm",
6197 "ysdm",
6198 "usdm",
6199 "tsdm",
6200 "xsdm",
6201 "dbu",
6202 "dmae",
6203 "jdap",
6204 "???",
6205 "???",
6206 "???",
6207 "???"
6208};
6209
6210/* REG FIFO error messages array */
6211static struct reg_fifo_err s_reg_fifo_errors[] = {
6212 {1, "grc timeout"},
6213 {2, "address doesn't belong to any block"},
6214 {4, "reserved address in block or write to read-only address"},
6215 {8, "privilege/protection mismatch"},
6216 {16, "path isolation error"},
6217 {17, "RSL error"}
6218};
6219
6220/* IGU FIFO sources array */
6221static const char * const s_igu_fifo_source_strs[] = {
6222 "TSTORM",
6223 "MSTORM",
6224 "USTORM",
6225 "XSTORM",
6226 "YSTORM",
6227 "PSTORM",
6228 "PCIE",
6229 "NIG_QM_PBF",
6230 "CAU",
6231 "ATTN",
6232 "GRC",
6233};
6234
6235/* IGU FIFO error messages */
6236static const char * const s_igu_fifo_error_strs[] = {
6237 "no error",
6238 "length error",
6239 "function disabled",
6240 "VF sent command to attention address",
6241 "host sent prod update command",
6242 "read of during interrupt register while in MIMD mode",
6243 "access to PXP BAR reserved address",
6244 "producer update command to attention index",
6245 "unknown error",
6246 "SB index not valid",
6247 "SB relative index and FID not found",
6248 "FID not match",
6249 "command with error flag asserted (PCI error or CAU discard)",
6250 "VF sent cleanup and RF cleanup is disabled",
6251 "cleanup command on type bigger than 4"
6252};
6253
6254/* IGU FIFO address data */
6255static const struct igu_fifo_addr_data s_igu_fifo_addr_data[] = {
6256 {0x0, 0x101, "MSI-X Memory", NULL,
6257 IGU_ADDR_TYPE_MSIX_MEM},
6258 {0x102, 0x1ff, "reserved", NULL,
6259 IGU_ADDR_TYPE_RESERVED},
6260 {0x200, 0x200, "Write PBA[0:63]", NULL,
6261 IGU_ADDR_TYPE_WRITE_PBA},
6262 {0x201, 0x201, "Write PBA[64:127]", "reserved",
6263 IGU_ADDR_TYPE_WRITE_PBA},
6264 {0x202, 0x202, "Write PBA[128]", "reserved",
6265 IGU_ADDR_TYPE_WRITE_PBA},
6266 {0x203, 0x3ff, "reserved", NULL,
6267 IGU_ADDR_TYPE_RESERVED},
6268 {0x400, 0x5ef, "Write interrupt acknowledgment", NULL,
6269 IGU_ADDR_TYPE_WRITE_INT_ACK},
6270 {0x5f0, 0x5f0, "Attention bits update", NULL,
6271 IGU_ADDR_TYPE_WRITE_ATTN_BITS},
6272 {0x5f1, 0x5f1, "Attention bits set", NULL,
6273 IGU_ADDR_TYPE_WRITE_ATTN_BITS},
6274 {0x5f2, 0x5f2, "Attention bits clear", NULL,
6275 IGU_ADDR_TYPE_WRITE_ATTN_BITS},
6276 {0x5f3, 0x5f3, "Read interrupt 0:63 with mask", NULL,
6277 IGU_ADDR_TYPE_READ_INT},
6278 {0x5f4, 0x5f4, "Read interrupt 0:31 with mask", NULL,
6279 IGU_ADDR_TYPE_READ_INT},
6280 {0x5f5, 0x5f5, "Read interrupt 32:63 with mask", NULL,
6281 IGU_ADDR_TYPE_READ_INT},
6282 {0x5f6, 0x5f6, "Read interrupt 0:63 without mask", NULL,
6283 IGU_ADDR_TYPE_READ_INT},
6284 {0x5f7, 0x5ff, "reserved", NULL,
6285 IGU_ADDR_TYPE_RESERVED},
6286 {0x600, 0x7ff, "Producer update", NULL,
6287 IGU_ADDR_TYPE_WRITE_PROD_UPDATE}
6288};
6289
6290/******************************** Variables **********************************/
6291
6292/* Temporary buffer, used for print size calculations */
6293static char s_temp_buf[MAX_MSG_LEN];
6294
6295/**************************** Private Functions ******************************/
6296
6297static void qed_user_static_asserts(void)
6298{
6299}
6300
6301static u32 qed_cyclic_add(u32 a, u32 b, u32 size)
6302{
6303 return (a + b) % size;
6304}
6305
6306static u32 qed_cyclic_sub(u32 a, u32 b, u32 size)
6307{
6308 return (size + a - b) % size;
6309}
6310
6311/* Reads the specified number of bytes from the specified cyclic buffer (up to 4
6312 * bytes) and returns them as a dword value. the specified buffer offset is
6313 * updated.
6314 */
6315static u32 qed_read_from_cyclic_buf(void *buf,
6316 u32 *offset,
6317 u32 buf_size, u8 num_bytes_to_read)
6318{
6319 u8 i, *val_ptr, *bytes_buf = (u8 *)buf;
6320 u32 val = 0;
6321
6322 val_ptr = (u8 *)&val;
6323
6324 /* Assume running on a LITTLE ENDIAN and the buffer is network order
6325 * (BIG ENDIAN), as high order bytes are placed in lower memory address.
6326 */
6327 for (i = 0; i < num_bytes_to_read; i++) {
6328 val_ptr[i] = bytes_buf[*offset];
6329 *offset = qed_cyclic_add(*offset, 1, buf_size);
6330 }
6331
6332 return val;
6333}
6334
6335/* Reads and returns the next byte from the specified buffer.
6336 * The specified buffer offset is updated.
6337 */
6338static u8 qed_read_byte_from_buf(void *buf, u32 *offset)
6339{
6340 return ((u8 *)buf)[(*offset)++];
6341}
6342
6343/* Reads and returns the next dword from the specified buffer.
6344 * The specified buffer offset is updated.
6345 */
6346static u32 qed_read_dword_from_buf(void *buf, u32 *offset)
6347{
6348 u32 dword_val = *(u32 *)&((u8 *)buf)[*offset];
6349
6350 *offset += 4;
6351
6352 return dword_val;
6353}
6354
6355/* Reads the next string from the specified buffer, and copies it to the
6356 * specified pointer. The specified buffer offset is updated.
6357 */
6358static void qed_read_str_from_buf(void *buf, u32 *offset, u32 size, char *dest)
6359{
6360 const char *source_str = &((const char *)buf)[*offset];
6361
6362 strscpy(dest, source_str, size);
6363 *offset += size;
6364}
6365
6366/* Returns a pointer to the specified offset (in bytes) of the specified buffer.
6367 * If the specified buffer in NULL, a temporary buffer pointer is returned.
6368 */
6369static char *qed_get_buf_ptr(void *buf, u32 offset)
6370{
6371 return buf ? (char *)buf + offset : s_temp_buf;
6372}
6373
6374/* Reads a param from the specified buffer. Returns the number of dwords read.
6375 * If the returned str_param is NULL, the param is numeric and its value is
6376 * returned in num_param.
6377 * Otheriwise, the param is a string and its pointer is returned in str_param.
6378 */
6379static u32 qed_read_param(u32 *dump_buf,
6380 const char **param_name,
6381 const char **param_str_val, u32 *param_num_val)
6382{
6383 char *char_buf = (char *)dump_buf;
6384 size_t offset = 0;
6385
6386 /* Extract param name */
6387 *param_name = char_buf;
6388 offset += strlen(*param_name) + 1;
6389
6390 /* Check param type */
6391 if (*(char_buf + offset++)) {
6392 /* String param */
6393 *param_str_val = char_buf + offset;
6394 *param_num_val = 0;
6395 offset += strlen(*param_str_val) + 1;
6396 if (offset & 0x3)
6397 offset += (4 - (offset & 0x3));
6398 } else {
6399 /* Numeric param */
6400 *param_str_val = NULL;
6401 if (offset & 0x3)
6402 offset += (4 - (offset & 0x3));
6403 *param_num_val = *(u32 *)(char_buf + offset);
6404 offset += 4;
6405 }
6406
6407 return (u32)offset / 4;
6408}
6409
6410/* Reads a section header from the specified buffer.
6411 * Returns the number of dwords read.
6412 */
6413static u32 qed_read_section_hdr(u32 *dump_buf,
6414 const char **section_name,
6415 u32 *num_section_params)
6416{
6417 const char *param_str_val;
6418
6419 return qed_read_param(dump_buf,
6420 section_name, ¶m_str_val, num_section_params);
6421}
6422
6423/* Reads section params from the specified buffer and prints them to the results
6424 * buffer. Returns the number of dwords read.
6425 */
6426static u32 qed_print_section_params(u32 *dump_buf,
6427 u32 num_section_params,
6428 char *results_buf, u32 *num_chars_printed)
6429{
6430 u32 i, dump_offset = 0, results_offset = 0;
6431
6432 for (i = 0; i < num_section_params; i++) {
6433 const char *param_name, *param_str_val;
6434 u32 param_num_val = 0;
6435
6436 dump_offset += qed_read_param(dump_buf + dump_offset,
6437 ¶m_name,
6438 ¶m_str_val, ¶m_num_val);
6439
6440 if (param_str_val)
6441 results_offset +=
6442 sprintf(qed_get_buf_ptr(results_buf,
6443 results_offset),
6444 "%s: %s\n", param_name, param_str_val);
6445 else if (strcmp(param_name, "fw-timestamp"))
6446 results_offset +=
6447 sprintf(qed_get_buf_ptr(results_buf,
6448 results_offset),
6449 "%s: %d\n", param_name, param_num_val);
6450 }
6451
6452 results_offset += sprintf(qed_get_buf_ptr(results_buf, results_offset),
6453 "\n");
6454
6455 *num_chars_printed = results_offset;
6456
6457 return dump_offset;
6458}
6459
6460/* Returns the block name that matches the specified block ID,
6461 * or NULL if not found.
6462 */
6463static const char *qed_dbg_get_block_name(struct qed_hwfn *p_hwfn,
6464 enum block_id block_id)
6465{
6466 const struct dbg_block_user *block =
6467 (const struct dbg_block_user *)
6468 p_hwfn->dbg_arrays[BIN_BUF_DBG_BLOCKS_USER_DATA].ptr + block_id;
6469
6470 return (const char *)block->name;
6471}
6472
6473static struct dbg_tools_user_data *qed_dbg_get_user_data(struct qed_hwfn
6474 *p_hwfn)
6475{
6476 return (struct dbg_tools_user_data *)p_hwfn->dbg_user_info;
6477}
6478
6479/* Parses the idle check rules and returns the number of characters printed.
6480 * In case of parsing error, returns 0.
6481 */
6482static u32 qed_parse_idle_chk_dump_rules(struct qed_hwfn *p_hwfn,
6483 u32 *dump_buf,
6484 u32 *dump_buf_end,
6485 u32 num_rules,
6486 bool print_fw_idle_chk,
6487 char *results_buf,
6488 u32 *num_errors, u32 *num_warnings)
6489{
6490 /* Offset in results_buf in bytes */
6491 u32 results_offset = 0;
6492
6493 u32 rule_idx;
6494 u16 i, j;
6495
6496 *num_errors = 0;
6497 *num_warnings = 0;
6498
6499 /* Go over dumped results */
6500 for (rule_idx = 0; rule_idx < num_rules && dump_buf < dump_buf_end;
6501 rule_idx++) {
6502 const struct dbg_idle_chk_rule_parsing_data *rule_parsing_data;
6503 struct dbg_idle_chk_result_hdr *hdr;
6504 const char *parsing_str, *lsi_msg;
6505 u32 parsing_str_offset;
6506 bool has_fw_msg;
6507 u8 curr_reg_id;
6508
6509 hdr = (struct dbg_idle_chk_result_hdr *)dump_buf;
6510 rule_parsing_data =
6511 (const struct dbg_idle_chk_rule_parsing_data *)
6512 p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_PARSING_DATA].ptr +
6513 hdr->rule_id;
6514 parsing_str_offset =
6515 GET_FIELD(rule_parsing_data->data,
6516 DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET);
6517 has_fw_msg =
6518 GET_FIELD(rule_parsing_data->data,
6519 DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG) > 0;
6520 parsing_str = (const char *)
6521 p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr +
6522 parsing_str_offset;
6523 lsi_msg = parsing_str;
6524 curr_reg_id = 0;
6525
6526 if (hdr->severity >= MAX_DBG_IDLE_CHK_SEVERITY_TYPES)
6527 return 0;
6528
6529 /* Skip rule header */
6530 dump_buf += BYTES_TO_DWORDS(sizeof(*hdr));
6531
6532 /* Update errors/warnings count */
6533 if (hdr->severity == IDLE_CHK_SEVERITY_ERROR ||
6534 hdr->severity == IDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC)
6535 (*num_errors)++;
6536 else
6537 (*num_warnings)++;
6538
6539 /* Print rule severity */
6540 results_offset +=
6541 sprintf(qed_get_buf_ptr(results_buf,
6542 results_offset), "%s: ",
6543 s_idle_chk_severity_str[hdr->severity]);
6544
6545 /* Print rule message */
6546 if (has_fw_msg)
6547 parsing_str += strlen(parsing_str) + 1;
6548 results_offset +=
6549 sprintf(qed_get_buf_ptr(results_buf,
6550 results_offset), "%s.",
6551 has_fw_msg &&
6552 print_fw_idle_chk ? parsing_str : lsi_msg);
6553 parsing_str += strlen(parsing_str) + 1;
6554
6555 /* Print register values */
6556 results_offset +=
6557 sprintf(qed_get_buf_ptr(results_buf,
6558 results_offset), " Registers:");
6559 for (i = 0;
6560 i < hdr->num_dumped_cond_regs + hdr->num_dumped_info_regs;
6561 i++) {
6562 struct dbg_idle_chk_result_reg_hdr *reg_hdr;
6563 bool is_mem;
6564 u8 reg_id;
6565
6566 reg_hdr =
6567 (struct dbg_idle_chk_result_reg_hdr *)dump_buf;
6568 is_mem = GET_FIELD(reg_hdr->data,
6569 DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM);
6570 reg_id = GET_FIELD(reg_hdr->data,
6571 DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID);
6572
6573 /* Skip reg header */
6574 dump_buf += BYTES_TO_DWORDS(sizeof(*reg_hdr));
6575
6576 /* Skip register names until the required reg_id is
6577 * reached.
6578 */
6579 for (; reg_id > curr_reg_id; curr_reg_id++)
6580 parsing_str += strlen(parsing_str) + 1;
6581
6582 results_offset +=
6583 sprintf(qed_get_buf_ptr(results_buf,
6584 results_offset), " %s",
6585 parsing_str);
6586 if (i < hdr->num_dumped_cond_regs && is_mem)
6587 results_offset +=
6588 sprintf(qed_get_buf_ptr(results_buf,
6589 results_offset),
6590 "[%d]", hdr->mem_entry_id +
6591 reg_hdr->start_entry);
6592 results_offset +=
6593 sprintf(qed_get_buf_ptr(results_buf,
6594 results_offset), "=");
6595 for (j = 0; j < reg_hdr->size; j++, dump_buf++) {
6596 results_offset +=
6597 sprintf(qed_get_buf_ptr(results_buf,
6598 results_offset),
6599 "0x%x", *dump_buf);
6600 if (j < reg_hdr->size - 1)
6601 results_offset +=
6602 sprintf(qed_get_buf_ptr
6603 (results_buf,
6604 results_offset), ",");
6605 }
6606 }
6607
6608 results_offset +=
6609 sprintf(qed_get_buf_ptr(results_buf, results_offset), "\n");
6610 }
6611
6612 /* Check if end of dump buffer was exceeded */
6613 if (dump_buf > dump_buf_end)
6614 return 0;
6615
6616 return results_offset;
6617}
6618
6619/* Parses an idle check dump buffer.
6620 * If result_buf is not NULL, the idle check results are printed to it.
6621 * In any case, the required results buffer size is assigned to
6622 * parsed_results_bytes.
6623 * The parsing status is returned.
6624 */
6625static enum dbg_status qed_parse_idle_chk_dump(struct qed_hwfn *p_hwfn,
6626 u32 *dump_buf,
6627 u32 num_dumped_dwords,
6628 char *results_buf,
6629 u32 *parsed_results_bytes,
6630 u32 *num_errors,
6631 u32 *num_warnings)
6632{
6633 u32 num_section_params = 0, num_rules, num_rules_not_dumped;
6634 const char *section_name, *param_name, *param_str_val;
6635 u32 *dump_buf_end = dump_buf + num_dumped_dwords;
6636
6637 /* Offset in results_buf in bytes */
6638 u32 results_offset = 0;
6639
6640 *parsed_results_bytes = 0;
6641 *num_errors = 0;
6642 *num_warnings = 0;
6643
6644 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr ||
6645 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_PARSING_DATA].ptr)
6646 return DBG_STATUS_DBG_ARRAY_NOT_SET;
6647
6648 /* Read global_params section */
6649 dump_buf += qed_read_section_hdr(dump_buf,
6650 §ion_name, &num_section_params);
6651 if (strcmp(section_name, "global_params"))
6652 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6653
6654 /* Print global params */
6655 dump_buf += qed_print_section_params(dump_buf,
6656 num_section_params,
6657 results_buf, &results_offset);
6658
6659 /* Read idle_chk section
6660 * There may be 1 or 2 idle_chk section parameters:
6661 * - 1st is "num_rules"
6662 * - 2nd is "num_rules_not_dumped" (optional)
6663 */
6664
6665 dump_buf += qed_read_section_hdr(dump_buf,
6666 §ion_name, &num_section_params);
6667 if (strcmp(section_name, "idle_chk") ||
6668 (num_section_params != 2 && num_section_params != 1))
6669 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6670 dump_buf += qed_read_param(dump_buf,
6671 ¶m_name, ¶m_str_val, &num_rules);
6672 if (strcmp(param_name, "num_rules"))
6673 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6674 if (num_section_params > 1) {
6675 dump_buf += qed_read_param(dump_buf,
6676 ¶m_name,
6677 ¶m_str_val,
6678 &num_rules_not_dumped);
6679 if (strcmp(param_name, "num_rules_not_dumped"))
6680 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6681 } else {
6682 num_rules_not_dumped = 0;
6683 }
6684
6685 if (num_rules) {
6686 u32 rules_print_size;
6687
6688 /* Print FW output */
6689 results_offset +=
6690 sprintf(qed_get_buf_ptr(results_buf,
6691 results_offset),
6692 "FW_IDLE_CHECK:\n");
6693 rules_print_size =
6694 qed_parse_idle_chk_dump_rules(p_hwfn,
6695 dump_buf,
6696 dump_buf_end,
6697 num_rules,
6698 true,
6699 results_buf ?
6700 results_buf +
6701 results_offset :
6702 NULL,
6703 num_errors,
6704 num_warnings);
6705 results_offset += rules_print_size;
6706 if (!rules_print_size)
6707 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6708
6709 /* Print LSI output */
6710 results_offset +=
6711 sprintf(qed_get_buf_ptr(results_buf,
6712 results_offset),
6713 "\nLSI_IDLE_CHECK:\n");
6714 rules_print_size =
6715 qed_parse_idle_chk_dump_rules(p_hwfn,
6716 dump_buf,
6717 dump_buf_end,
6718 num_rules,
6719 false,
6720 results_buf ?
6721 results_buf +
6722 results_offset :
6723 NULL,
6724 num_errors,
6725 num_warnings);
6726 results_offset += rules_print_size;
6727 if (!rules_print_size)
6728 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6729 }
6730
6731 /* Print errors/warnings count */
6732 if (*num_errors)
6733 results_offset +=
6734 sprintf(qed_get_buf_ptr(results_buf,
6735 results_offset),
6736 "\nIdle Check failed!!! (with %d errors and %d warnings)\n",
6737 *num_errors, *num_warnings);
6738 else if (*num_warnings)
6739 results_offset +=
6740 sprintf(qed_get_buf_ptr(results_buf,
6741 results_offset),
6742 "\nIdle Check completed successfully (with %d warnings)\n",
6743 *num_warnings);
6744 else
6745 results_offset +=
6746 sprintf(qed_get_buf_ptr(results_buf,
6747 results_offset),
6748 "\nIdle Check completed successfully\n");
6749
6750 if (num_rules_not_dumped)
6751 results_offset +=
6752 sprintf(qed_get_buf_ptr(results_buf,
6753 results_offset),
6754 "\nIdle Check Partially dumped : num_rules_not_dumped = %d\n",
6755 num_rules_not_dumped);
6756
6757 /* Add 1 for string NULL termination */
6758 *parsed_results_bytes = results_offset + 1;
6759
6760 return DBG_STATUS_OK;
6761}
6762
6763/* Allocates and fills MCP Trace meta data based on the specified meta data
6764 * dump buffer.
6765 * Returns debug status code.
6766 */
6767static enum dbg_status
6768qed_mcp_trace_alloc_meta_data(struct qed_hwfn *p_hwfn,
6769 const u32 *meta_buf)
6770{
6771 struct dbg_tools_user_data *dev_user_data;
6772 u32 offset = 0, signature, i;
6773 struct mcp_trace_meta *meta;
6774 u8 *meta_buf_bytes;
6775
6776 dev_user_data = qed_dbg_get_user_data(p_hwfn);
6777 meta = &dev_user_data->mcp_trace_meta;
6778 meta_buf_bytes = (u8 *)meta_buf;
6779
6780 /* Free the previous meta before loading a new one. */
6781 if (meta->is_allocated)
6782 qed_mcp_trace_free_meta_data(p_hwfn);
6783
6784 memset(meta, 0, sizeof(*meta));
6785
6786 /* Read first signature */
6787 signature = qed_read_dword_from_buf(meta_buf_bytes, &offset);
6788 if (signature != NVM_MAGIC_VALUE)
6789 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
6790
6791 /* Read no. of modules and allocate memory for their pointers */
6792 meta->modules_num = qed_read_byte_from_buf(meta_buf_bytes, &offset);
6793 meta->modules = kcalloc(meta->modules_num, sizeof(char *),
6794 GFP_KERNEL);
6795 if (!meta->modules)
6796 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6797
6798 /* Allocate and read all module strings */
6799 for (i = 0; i < meta->modules_num; i++) {
6800 u8 module_len = qed_read_byte_from_buf(meta_buf_bytes, &offset);
6801
6802 *(meta->modules + i) = kzalloc(module_len, GFP_KERNEL);
6803 if (!(*(meta->modules + i))) {
6804 /* Update number of modules to be released */
6805 meta->modules_num = i ? i - 1 : 0;
6806 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6807 }
6808
6809 qed_read_str_from_buf(meta_buf_bytes, &offset, module_len,
6810 *(meta->modules + i));
6811 if (module_len > MCP_TRACE_MAX_MODULE_LEN)
6812 (*(meta->modules + i))[MCP_TRACE_MAX_MODULE_LEN] = '\0';
6813 }
6814
6815 /* Read second signature */
6816 signature = qed_read_dword_from_buf(meta_buf_bytes, &offset);
6817 if (signature != NVM_MAGIC_VALUE)
6818 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
6819
6820 /* Read number of formats and allocate memory for all formats */
6821 meta->formats_num = qed_read_dword_from_buf(meta_buf_bytes, &offset);
6822 meta->formats = kcalloc(meta->formats_num,
6823 sizeof(struct mcp_trace_format),
6824 GFP_KERNEL);
6825 if (!meta->formats)
6826 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6827
6828 /* Allocate and read all strings */
6829 for (i = 0; i < meta->formats_num; i++) {
6830 struct mcp_trace_format *format_ptr = &meta->formats[i];
6831 u8 format_len;
6832
6833 format_ptr->data = qed_read_dword_from_buf(meta_buf_bytes,
6834 &offset);
6835 format_len = GET_MFW_FIELD(format_ptr->data,
6836 MCP_TRACE_FORMAT_LEN);
6837 format_ptr->format_str = kzalloc(format_len, GFP_KERNEL);
6838 if (!format_ptr->format_str) {
6839 /* Update number of modules to be released */
6840 meta->formats_num = i ? i - 1 : 0;
6841 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6842 }
6843
6844 qed_read_str_from_buf(meta_buf_bytes,
6845 &offset,
6846 format_len, format_ptr->format_str);
6847 }
6848
6849 meta->is_allocated = true;
6850 return DBG_STATUS_OK;
6851}
6852
6853/* Parses an MCP trace buffer. If result_buf is not NULL, the MCP Trace results
6854 * are printed to it. The parsing status is returned.
6855 * Arguments:
6856 * trace_buf - MCP trace cyclic buffer
6857 * trace_buf_size - MCP trace cyclic buffer size in bytes
6858 * data_offset - offset in bytes of the data to parse in the MCP trace cyclic
6859 * buffer.
6860 * data_size - size in bytes of data to parse.
6861 * parsed_buf - destination buffer for parsed data.
6862 * parsed_results_bytes - size of parsed data in bytes.
6863 */
6864static enum dbg_status qed_parse_mcp_trace_buf(struct qed_hwfn *p_hwfn,
6865 u8 *trace_buf,
6866 u32 trace_buf_size,
6867 u32 data_offset,
6868 u32 data_size,
6869 char *parsed_buf,
6870 u32 *parsed_results_bytes)
6871{
6872 struct dbg_tools_user_data *dev_user_data;
6873 struct mcp_trace_meta *meta;
6874 u32 param_mask, param_shift;
6875 enum dbg_status status;
6876
6877 dev_user_data = qed_dbg_get_user_data(p_hwfn);
6878 meta = &dev_user_data->mcp_trace_meta;
6879 *parsed_results_bytes = 0;
6880
6881 if (!meta->is_allocated)
6882 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6883
6884 status = DBG_STATUS_OK;
6885
6886 while (data_size) {
6887 struct mcp_trace_format *format_ptr;
6888 u8 format_level, format_module;
6889 u32 params[3] = { 0, 0, 0 };
6890 u32 header, format_idx, i;
6891
6892 if (data_size < MFW_TRACE_ENTRY_SIZE)
6893 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6894
6895 header = qed_read_from_cyclic_buf(trace_buf,
6896 &data_offset,
6897 trace_buf_size,
6898 MFW_TRACE_ENTRY_SIZE);
6899 data_size -= MFW_TRACE_ENTRY_SIZE;
6900 format_idx = header & MFW_TRACE_EVENTID_MASK;
6901
6902 /* Skip message if its index doesn't exist in the meta data */
6903 if (format_idx >= meta->formats_num) {
6904 u8 format_size = (u8)GET_MFW_FIELD(header,
6905 MFW_TRACE_PRM_SIZE);
6906
6907 if (data_size < format_size)
6908 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6909
6910 data_offset = qed_cyclic_add(data_offset,
6911 format_size,
6912 trace_buf_size);
6913 data_size -= format_size;
6914 continue;
6915 }
6916
6917 format_ptr = &meta->formats[format_idx];
6918
6919 for (i = 0,
6920 param_mask = MCP_TRACE_FORMAT_P1_SIZE_MASK, param_shift =
6921 MCP_TRACE_FORMAT_P1_SIZE_OFFSET;
6922 i < MCP_TRACE_FORMAT_MAX_PARAMS;
6923 i++, param_mask <<= MCP_TRACE_FORMAT_PARAM_WIDTH,
6924 param_shift += MCP_TRACE_FORMAT_PARAM_WIDTH) {
6925 /* Extract param size (0..3) */
6926 u8 param_size = (u8)((format_ptr->data & param_mask) >>
6927 param_shift);
6928
6929 /* If the param size is zero, there are no other
6930 * parameters.
6931 */
6932 if (!param_size)
6933 break;
6934
6935 /* Size is encoded using 2 bits, where 3 is used to
6936 * encode 4.
6937 */
6938 if (param_size == 3)
6939 param_size = 4;
6940
6941 if (data_size < param_size)
6942 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6943
6944 params[i] = qed_read_from_cyclic_buf(trace_buf,
6945 &data_offset,
6946 trace_buf_size,
6947 param_size);
6948 data_size -= param_size;
6949 }
6950
6951 format_level = (u8)GET_MFW_FIELD(format_ptr->data,
6952 MCP_TRACE_FORMAT_LEVEL);
6953 format_module = (u8)GET_MFW_FIELD(format_ptr->data,
6954 MCP_TRACE_FORMAT_MODULE);
6955 if (format_level >= ARRAY_SIZE(s_mcp_trace_level_str))
6956 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6957
6958 /* Print current message to results buffer */
6959 *parsed_results_bytes +=
6960 sprintf(qed_get_buf_ptr(parsed_buf,
6961 *parsed_results_bytes),
6962 "%s %-8s: ",
6963 s_mcp_trace_level_str[format_level],
6964 meta->modules[format_module]);
6965 *parsed_results_bytes +=
6966 sprintf(qed_get_buf_ptr(parsed_buf, *parsed_results_bytes),
6967 format_ptr->format_str,
6968 params[0], params[1], params[2]);
6969 }
6970
6971 /* Add string NULL terminator */
6972 (*parsed_results_bytes)++;
6973
6974 return status;
6975}
6976
6977/* Parses an MCP Trace dump buffer.
6978 * If result_buf is not NULL, the MCP Trace results are printed to it.
6979 * In any case, the required results buffer size is assigned to
6980 * parsed_results_bytes.
6981 * The parsing status is returned.
6982 */
6983static enum dbg_status qed_parse_mcp_trace_dump(struct qed_hwfn *p_hwfn,
6984 u32 *dump_buf,
6985 char *results_buf,
6986 u32 *parsed_results_bytes,
6987 bool free_meta_data)
6988{
6989 const char *section_name, *param_name, *param_str_val;
6990 u32 data_size, trace_data_dwords, trace_meta_dwords;
6991 u32 offset, results_offset, results_buf_bytes;
6992 u32 param_num_val, num_section_params;
6993 struct mcp_trace *trace;
6994 enum dbg_status status;
6995 const u32 *meta_buf;
6996 u8 *trace_buf;
6997
6998 *parsed_results_bytes = 0;
6999
7000 /* Read global_params section */
7001 dump_buf += qed_read_section_hdr(dump_buf,
7002 §ion_name, &num_section_params);
7003 if (strcmp(section_name, "global_params"))
7004 return DBG_STATUS_MCP_TRACE_BAD_DATA;
7005
7006 /* Print global params */
7007 dump_buf += qed_print_section_params(dump_buf,
7008 num_section_params,
7009 results_buf, &results_offset);
7010
7011 /* Read trace_data section */
7012 dump_buf += qed_read_section_hdr(dump_buf,
7013 §ion_name, &num_section_params);
7014 if (strcmp(section_name, "mcp_trace_data") || num_section_params != 1)
7015 return DBG_STATUS_MCP_TRACE_BAD_DATA;
7016 dump_buf += qed_read_param(dump_buf,
7017 ¶m_name, ¶m_str_val, ¶m_num_val);
7018 if (strcmp(param_name, "size"))
7019 return DBG_STATUS_MCP_TRACE_BAD_DATA;
7020 trace_data_dwords = param_num_val;
7021
7022 /* Prepare trace info */
7023 trace = (struct mcp_trace *)dump_buf;
7024 if (trace->signature != MFW_TRACE_SIGNATURE || !trace->size)
7025 return DBG_STATUS_MCP_TRACE_BAD_DATA;
7026
7027 trace_buf = (u8 *)dump_buf + sizeof(*trace);
7028 offset = trace->trace_oldest;
7029 data_size = qed_cyclic_sub(trace->trace_prod, offset, trace->size);
7030 dump_buf += trace_data_dwords;
7031
7032 /* Read meta_data section */
7033 dump_buf += qed_read_section_hdr(dump_buf,
7034 §ion_name, &num_section_params);
7035 if (strcmp(section_name, "mcp_trace_meta"))
7036 return DBG_STATUS_MCP_TRACE_BAD_DATA;
7037 dump_buf += qed_read_param(dump_buf,
7038 ¶m_name, ¶m_str_val, ¶m_num_val);
7039 if (strcmp(param_name, "size"))
7040 return DBG_STATUS_MCP_TRACE_BAD_DATA;
7041 trace_meta_dwords = param_num_val;
7042
7043 /* Choose meta data buffer */
7044 if (!trace_meta_dwords) {
7045 /* Dump doesn't include meta data */
7046 struct dbg_tools_user_data *dev_user_data =
7047 qed_dbg_get_user_data(p_hwfn);
7048
7049 if (!dev_user_data->mcp_trace_user_meta_buf)
7050 return DBG_STATUS_MCP_TRACE_NO_META;
7051
7052 meta_buf = dev_user_data->mcp_trace_user_meta_buf;
7053 } else {
7054 /* Dump includes meta data */
7055 meta_buf = dump_buf;
7056 }
7057
7058 /* Allocate meta data memory */
7059 status = qed_mcp_trace_alloc_meta_data(p_hwfn, meta_buf);
7060 if (status != DBG_STATUS_OK)
7061 return status;
7062
7063 status = qed_parse_mcp_trace_buf(p_hwfn,
7064 trace_buf,
7065 trace->size,
7066 offset,
7067 data_size,
7068 results_buf ?
7069 results_buf + results_offset :
7070 NULL,
7071 &results_buf_bytes);
7072 if (status != DBG_STATUS_OK)
7073 return status;
7074
7075 if (free_meta_data)
7076 qed_mcp_trace_free_meta_data(p_hwfn);
7077
7078 *parsed_results_bytes = results_offset + results_buf_bytes;
7079
7080 return DBG_STATUS_OK;
7081}
7082
7083/* Parses a Reg FIFO dump buffer.
7084 * If result_buf is not NULL, the Reg FIFO results are printed to it.
7085 * In any case, the required results buffer size is assigned to
7086 * parsed_results_bytes.
7087 * The parsing status is returned.
7088 */
7089static enum dbg_status qed_parse_reg_fifo_dump(u32 *dump_buf,
7090 char *results_buf,
7091 u32 *parsed_results_bytes)
7092{
7093 const char *section_name, *param_name, *param_str_val;
7094 u32 param_num_val, num_section_params, num_elements;
7095 struct reg_fifo_element *elements;
7096 u8 i, j, err_code, vf_val;
7097 u32 results_offset = 0;
7098 char vf_str[4];
7099
7100 /* Read global_params section */
7101 dump_buf += qed_read_section_hdr(dump_buf,
7102 §ion_name, &num_section_params);
7103 if (strcmp(section_name, "global_params"))
7104 return DBG_STATUS_REG_FIFO_BAD_DATA;
7105
7106 /* Print global params */
7107 dump_buf += qed_print_section_params(dump_buf,
7108 num_section_params,
7109 results_buf, &results_offset);
7110
7111 /* Read reg_fifo_data section */
7112 dump_buf += qed_read_section_hdr(dump_buf,
7113 §ion_name, &num_section_params);
7114 if (strcmp(section_name, "reg_fifo_data"))
7115 return DBG_STATUS_REG_FIFO_BAD_DATA;
7116 dump_buf += qed_read_param(dump_buf,
7117 ¶m_name, ¶m_str_val, ¶m_num_val);
7118 if (strcmp(param_name, "size"))
7119 return DBG_STATUS_REG_FIFO_BAD_DATA;
7120 if (param_num_val % REG_FIFO_ELEMENT_DWORDS)
7121 return DBG_STATUS_REG_FIFO_BAD_DATA;
7122 num_elements = param_num_val / REG_FIFO_ELEMENT_DWORDS;
7123 elements = (struct reg_fifo_element *)dump_buf;
7124
7125 /* Decode elements */
7126 for (i = 0; i < num_elements; i++) {
7127 const char *err_msg = NULL;
7128
7129 /* Discover if element belongs to a VF or a PF */
7130 vf_val = GET_FIELD(elements[i].data, REG_FIFO_ELEMENT_VF);
7131 if (vf_val == REG_FIFO_ELEMENT_IS_PF_VF_VAL)
7132 sprintf(vf_str, "%s", "N/A");
7133 else
7134 sprintf(vf_str, "%d", vf_val);
7135
7136 /* Find error message */
7137 err_code = GET_FIELD(elements[i].data, REG_FIFO_ELEMENT_ERROR);
7138 for (j = 0; j < ARRAY_SIZE(s_reg_fifo_errors) && !err_msg; j++)
7139 if (err_code == s_reg_fifo_errors[j].err_code)
7140 err_msg = s_reg_fifo_errors[j].err_msg;
7141
7142 /* Add parsed element to parsed buffer */
7143 results_offset +=
7144 sprintf(qed_get_buf_ptr(results_buf,
7145 results_offset),
7146 "raw: 0x%016llx, address: 0x%07x, access: %-5s, pf: %2d, vf: %s, port: %d, privilege: %-3s, protection: %-12s, master: %-4s, error: %s\n",
7147 elements[i].data,
7148 (u32)GET_FIELD(elements[i].data,
7149 REG_FIFO_ELEMENT_ADDRESS) *
7150 REG_FIFO_ELEMENT_ADDR_FACTOR,
7151 s_access_strs[GET_FIELD(elements[i].data,
7152 REG_FIFO_ELEMENT_ACCESS)],
7153 (u32)GET_FIELD(elements[i].data,
7154 REG_FIFO_ELEMENT_PF),
7155 vf_str,
7156 (u32)GET_FIELD(elements[i].data,
7157 REG_FIFO_ELEMENT_PORT),
7158 s_privilege_strs[GET_FIELD(elements[i].data,
7159 REG_FIFO_ELEMENT_PRIVILEGE)],
7160 s_protection_strs[GET_FIELD(elements[i].data,
7161 REG_FIFO_ELEMENT_PROTECTION)],
7162 s_master_strs[GET_FIELD(elements[i].data,
7163 REG_FIFO_ELEMENT_MASTER)],
7164 err_msg ? err_msg : "unknown error code");
7165 }
7166
7167 results_offset += sprintf(qed_get_buf_ptr(results_buf,
7168 results_offset),
7169 "fifo contained %d elements", num_elements);
7170
7171 /* Add 1 for string NULL termination */
7172 *parsed_results_bytes = results_offset + 1;
7173
7174 return DBG_STATUS_OK;
7175}
7176
7177static enum dbg_status qed_parse_igu_fifo_element(struct igu_fifo_element
7178 *element, char
7179 *results_buf,
7180 u32 *results_offset)
7181{
7182 const struct igu_fifo_addr_data *found_addr = NULL;
7183 u8 source, err_type, i, is_cleanup;
7184 char parsed_addr_data[32];
7185 char parsed_wr_data[256];
7186 u32 wr_data, prod_cons;
7187 bool is_wr_cmd, is_pf;
7188 u16 cmd_addr;
7189 u64 dword12;
7190
7191 /* Dword12 (dword index 1 and 2) contains bits 32..95 of the
7192 * FIFO element.
7193 */
7194 dword12 = ((u64)element->dword2 << 32) | element->dword1;
7195 is_wr_cmd = GET_FIELD(dword12, IGU_FIFO_ELEMENT_DWORD12_IS_WR_CMD);
7196 is_pf = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_IS_PF);
7197 cmd_addr = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_CMD_ADDR);
7198 source = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_SOURCE);
7199 err_type = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_ERR_TYPE);
7200
7201 if (source >= ARRAY_SIZE(s_igu_fifo_source_strs))
7202 return DBG_STATUS_IGU_FIFO_BAD_DATA;
7203 if (err_type >= ARRAY_SIZE(s_igu_fifo_error_strs))
7204 return DBG_STATUS_IGU_FIFO_BAD_DATA;
7205
7206 /* Find address data */
7207 for (i = 0; i < ARRAY_SIZE(s_igu_fifo_addr_data) && !found_addr; i++) {
7208 const struct igu_fifo_addr_data *curr_addr =
7209 &s_igu_fifo_addr_data[i];
7210
7211 if (cmd_addr >= curr_addr->start_addr && cmd_addr <=
7212 curr_addr->end_addr)
7213 found_addr = curr_addr;
7214 }
7215
7216 if (!found_addr)
7217 return DBG_STATUS_IGU_FIFO_BAD_DATA;
7218
7219 /* Prepare parsed address data */
7220 switch (found_addr->type) {
7221 case IGU_ADDR_TYPE_MSIX_MEM:
7222 sprintf(parsed_addr_data, " vector_num = 0x%x", cmd_addr / 2);
7223 break;
7224 case IGU_ADDR_TYPE_WRITE_INT_ACK:
7225 case IGU_ADDR_TYPE_WRITE_PROD_UPDATE:
7226 sprintf(parsed_addr_data,
7227 " SB = 0x%x", cmd_addr - found_addr->start_addr);
7228 break;
7229 default:
7230 parsed_addr_data[0] = '\0';
7231 }
7232
7233 if (!is_wr_cmd) {
7234 parsed_wr_data[0] = '\0';
7235 goto out;
7236 }
7237
7238 /* Prepare parsed write data */
7239 wr_data = GET_FIELD(dword12, IGU_FIFO_ELEMENT_DWORD12_WR_DATA);
7240 prod_cons = GET_FIELD(wr_data, IGU_FIFO_WR_DATA_PROD_CONS);
7241 is_cleanup = GET_FIELD(wr_data, IGU_FIFO_WR_DATA_CMD_TYPE);
7242
7243 if (source == IGU_SRC_ATTN) {
7244 sprintf(parsed_wr_data, "prod: 0x%x, ", prod_cons);
7245 } else {
7246 if (is_cleanup) {
7247 u8 cleanup_val, cleanup_type;
7248
7249 cleanup_val =
7250 GET_FIELD(wr_data,
7251 IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_VAL);
7252 cleanup_type =
7253 GET_FIELD(wr_data,
7254 IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_TYPE);
7255
7256 sprintf(parsed_wr_data,
7257 "cmd_type: cleanup, cleanup_val: %s, cleanup_type : %d, ",
7258 cleanup_val ? "set" : "clear",
7259 cleanup_type);
7260 } else {
7261 u8 update_flag, en_dis_int_for_sb, segment;
7262 u8 timer_mask;
7263
7264 update_flag = GET_FIELD(wr_data,
7265 IGU_FIFO_WR_DATA_UPDATE_FLAG);
7266 en_dis_int_for_sb =
7267 GET_FIELD(wr_data,
7268 IGU_FIFO_WR_DATA_EN_DIS_INT_FOR_SB);
7269 segment = GET_FIELD(wr_data,
7270 IGU_FIFO_WR_DATA_SEGMENT);
7271 timer_mask = GET_FIELD(wr_data,
7272 IGU_FIFO_WR_DATA_TIMER_MASK);
7273
7274 sprintf(parsed_wr_data,
7275 "cmd_type: prod/cons update, prod/cons: 0x%x, update_flag: %s, en_dis_int_for_sb : %s, segment : %s, timer_mask = %d, ",
7276 prod_cons,
7277 update_flag ? "update" : "nop",
7278 en_dis_int_for_sb ?
7279 (en_dis_int_for_sb == 1 ? "disable" : "nop") :
7280 "enable",
7281 segment ? "attn" : "regular",
7282 timer_mask);
7283 }
7284 }
7285out:
7286 /* Add parsed element to parsed buffer */
7287 *results_offset += sprintf(qed_get_buf_ptr(results_buf,
7288 *results_offset),
7289 "raw: 0x%01x%08x%08x, %s: %d, source : %s, type : %s, cmd_addr : 0x%x(%s%s), %serror: %s\n",
7290 element->dword2, element->dword1,
7291 element->dword0,
7292 is_pf ? "pf" : "vf",
7293 GET_FIELD(element->dword0,
7294 IGU_FIFO_ELEMENT_DWORD0_FID),
7295 s_igu_fifo_source_strs[source],
7296 is_wr_cmd ? "wr" : "rd",
7297 cmd_addr,
7298 (!is_pf && found_addr->vf_desc)
7299 ? found_addr->vf_desc
7300 : found_addr->desc,
7301 parsed_addr_data,
7302 parsed_wr_data,
7303 s_igu_fifo_error_strs[err_type]);
7304
7305 return DBG_STATUS_OK;
7306}
7307
7308/* Parses an IGU FIFO dump buffer.
7309 * If result_buf is not NULL, the IGU FIFO results are printed to it.
7310 * In any case, the required results buffer size is assigned to
7311 * parsed_results_bytes.
7312 * The parsing status is returned.
7313 */
7314static enum dbg_status qed_parse_igu_fifo_dump(u32 *dump_buf,
7315 char *results_buf,
7316 u32 *parsed_results_bytes)
7317{
7318 const char *section_name, *param_name, *param_str_val;
7319 u32 param_num_val, num_section_params, num_elements;
7320 struct igu_fifo_element *elements;
7321 enum dbg_status status;
7322 u32 results_offset = 0;
7323 u8 i;
7324
7325 /* Read global_params section */
7326 dump_buf += qed_read_section_hdr(dump_buf,
7327 §ion_name, &num_section_params);
7328 if (strcmp(section_name, "global_params"))
7329 return DBG_STATUS_IGU_FIFO_BAD_DATA;
7330
7331 /* Print global params */
7332 dump_buf += qed_print_section_params(dump_buf,
7333 num_section_params,
7334 results_buf, &results_offset);
7335
7336 /* Read igu_fifo_data section */
7337 dump_buf += qed_read_section_hdr(dump_buf,
7338 §ion_name, &num_section_params);
7339 if (strcmp(section_name, "igu_fifo_data"))
7340 return DBG_STATUS_IGU_FIFO_BAD_DATA;
7341 dump_buf += qed_read_param(dump_buf,
7342 ¶m_name, ¶m_str_val, ¶m_num_val);
7343 if (strcmp(param_name, "size"))
7344 return DBG_STATUS_IGU_FIFO_BAD_DATA;
7345 if (param_num_val % IGU_FIFO_ELEMENT_DWORDS)
7346 return DBG_STATUS_IGU_FIFO_BAD_DATA;
7347 num_elements = param_num_val / IGU_FIFO_ELEMENT_DWORDS;
7348 elements = (struct igu_fifo_element *)dump_buf;
7349
7350 /* Decode elements */
7351 for (i = 0; i < num_elements; i++) {
7352 status = qed_parse_igu_fifo_element(&elements[i],
7353 results_buf,
7354 &results_offset);
7355 if (status != DBG_STATUS_OK)
7356 return status;
7357 }
7358
7359 results_offset += sprintf(qed_get_buf_ptr(results_buf,
7360 results_offset),
7361 "fifo contained %d elements", num_elements);
7362
7363 /* Add 1 for string NULL termination */
7364 *parsed_results_bytes = results_offset + 1;
7365
7366 return DBG_STATUS_OK;
7367}
7368
7369static enum dbg_status
7370qed_parse_protection_override_dump(u32 *dump_buf,
7371 char *results_buf,
7372 u32 *parsed_results_bytes)
7373{
7374 const char *section_name, *param_name, *param_str_val;
7375 u32 param_num_val, num_section_params, num_elements;
7376 struct protection_override_element *elements;
7377 u32 results_offset = 0;
7378 u8 i;
7379
7380 /* Read global_params section */
7381 dump_buf += qed_read_section_hdr(dump_buf,
7382 §ion_name, &num_section_params);
7383 if (strcmp(section_name, "global_params"))
7384 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
7385
7386 /* Print global params */
7387 dump_buf += qed_print_section_params(dump_buf,
7388 num_section_params,
7389 results_buf, &results_offset);
7390
7391 /* Read protection_override_data section */
7392 dump_buf += qed_read_section_hdr(dump_buf,
7393 §ion_name, &num_section_params);
7394 if (strcmp(section_name, "protection_override_data"))
7395 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
7396 dump_buf += qed_read_param(dump_buf,
7397 ¶m_name, ¶m_str_val, ¶m_num_val);
7398 if (strcmp(param_name, "size"))
7399 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
7400 if (param_num_val % PROTECTION_OVERRIDE_ELEMENT_DWORDS)
7401 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
7402 num_elements = param_num_val / PROTECTION_OVERRIDE_ELEMENT_DWORDS;
7403 elements = (struct protection_override_element *)dump_buf;
7404
7405 /* Decode elements */
7406 for (i = 0; i < num_elements; i++) {
7407 u32 address = GET_FIELD(elements[i].data,
7408 PROTECTION_OVERRIDE_ELEMENT_ADDRESS) *
7409 PROTECTION_OVERRIDE_ELEMENT_ADDR_FACTOR;
7410
7411 results_offset +=
7412 sprintf(qed_get_buf_ptr(results_buf,
7413 results_offset),
7414 "window %2d, address: 0x%07x, size: %7d regs, read: %d, write: %d, read protection: %-12s, write protection: %-12s\n",
7415 i, address,
7416 (u32)GET_FIELD(elements[i].data,
7417 PROTECTION_OVERRIDE_ELEMENT_WINDOW_SIZE),
7418 (u32)GET_FIELD(elements[i].data,
7419 PROTECTION_OVERRIDE_ELEMENT_READ),
7420 (u32)GET_FIELD(elements[i].data,
7421 PROTECTION_OVERRIDE_ELEMENT_WRITE),
7422 s_protection_strs[GET_FIELD(elements[i].data,
7423 PROTECTION_OVERRIDE_ELEMENT_READ_PROTECTION)],
7424 s_protection_strs[GET_FIELD(elements[i].data,
7425 PROTECTION_OVERRIDE_ELEMENT_WRITE_PROTECTION)]);
7426 }
7427
7428 results_offset += sprintf(qed_get_buf_ptr(results_buf,
7429 results_offset),
7430 "protection override contained %d elements",
7431 num_elements);
7432
7433 /* Add 1 for string NULL termination */
7434 *parsed_results_bytes = results_offset + 1;
7435
7436 return DBG_STATUS_OK;
7437}
7438
7439/* Parses a FW Asserts dump buffer.
7440 * If result_buf is not NULL, the FW Asserts results are printed to it.
7441 * In any case, the required results buffer size is assigned to
7442 * parsed_results_bytes.
7443 * The parsing status is returned.
7444 */
7445static enum dbg_status qed_parse_fw_asserts_dump(u32 *dump_buf,
7446 char *results_buf,
7447 u32 *parsed_results_bytes)
7448{
7449 u32 num_section_params, param_num_val, i, results_offset = 0;
7450 const char *param_name, *param_str_val, *section_name;
7451 bool last_section_found = false;
7452
7453 *parsed_results_bytes = 0;
7454
7455 /* Read global_params section */
7456 dump_buf += qed_read_section_hdr(dump_buf,
7457 §ion_name, &num_section_params);
7458 if (strcmp(section_name, "global_params"))
7459 return DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7460
7461 /* Print global params */
7462 dump_buf += qed_print_section_params(dump_buf,
7463 num_section_params,
7464 results_buf, &results_offset);
7465
7466 while (!last_section_found) {
7467 dump_buf += qed_read_section_hdr(dump_buf,
7468 §ion_name,
7469 &num_section_params);
7470 if (!strcmp(section_name, "fw_asserts")) {
7471 /* Extract params */
7472 const char *storm_letter = NULL;
7473 u32 storm_dump_size = 0;
7474
7475 for (i = 0; i < num_section_params; i++) {
7476 dump_buf += qed_read_param(dump_buf,
7477 ¶m_name,
7478 ¶m_str_val,
7479 ¶m_num_val);
7480 if (!strcmp(param_name, "storm"))
7481 storm_letter = param_str_val;
7482 else if (!strcmp(param_name, "size"))
7483 storm_dump_size = param_num_val;
7484 else
7485 return
7486 DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7487 }
7488
7489 if (!storm_letter || !storm_dump_size)
7490 return DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7491
7492 /* Print data */
7493 results_offset +=
7494 sprintf(qed_get_buf_ptr(results_buf,
7495 results_offset),
7496 "\n%sSTORM_ASSERT: size=%d\n",
7497 storm_letter, storm_dump_size);
7498 for (i = 0; i < storm_dump_size; i++, dump_buf++)
7499 results_offset +=
7500 sprintf(qed_get_buf_ptr(results_buf,
7501 results_offset),
7502 "%08x\n", *dump_buf);
7503 } else if (!strcmp(section_name, "last")) {
7504 last_section_found = true;
7505 } else {
7506 return DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7507 }
7508 }
7509
7510 /* Add 1 for string NULL termination */
7511 *parsed_results_bytes = results_offset + 1;
7512
7513 return DBG_STATUS_OK;
7514}
7515
7516/***************************** Public Functions *******************************/
7517
7518enum dbg_status qed_dbg_user_set_bin_ptr(struct qed_hwfn *p_hwfn,
7519 const u8 * const bin_ptr)
7520{
7521 struct bin_buffer_hdr *buf_hdrs = (struct bin_buffer_hdr *)bin_ptr;
7522 u8 buf_id;
7523
7524 /* Convert binary data to debug arrays */
7525 for (buf_id = 0; buf_id < MAX_BIN_DBG_BUFFER_TYPE; buf_id++)
7526 qed_set_dbg_bin_buf(p_hwfn,
7527 (enum bin_dbg_buffer_type)buf_id,
7528 (u32 *)(bin_ptr + buf_hdrs[buf_id].offset),
7529 buf_hdrs[buf_id].length);
7530
7531 return DBG_STATUS_OK;
7532}
7533
7534enum dbg_status qed_dbg_alloc_user_data(struct qed_hwfn *p_hwfn,
7535 void **user_data_ptr)
7536{
7537 *user_data_ptr = kzalloc(sizeof(struct dbg_tools_user_data),
7538 GFP_KERNEL);
7539 if (!(*user_data_ptr))
7540 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
7541
7542 return DBG_STATUS_OK;
7543}
7544
7545const char *qed_dbg_get_status_str(enum dbg_status status)
7546{
7547 return (status <
7548 MAX_DBG_STATUS) ? s_status_str[status] : "Invalid debug status";
7549}
7550
7551enum dbg_status qed_get_idle_chk_results_buf_size(struct qed_hwfn *p_hwfn,
7552 u32 *dump_buf,
7553 u32 num_dumped_dwords,
7554 u32 *results_buf_size)
7555{
7556 u32 num_errors, num_warnings;
7557
7558 return qed_parse_idle_chk_dump(p_hwfn,
7559 dump_buf,
7560 num_dumped_dwords,
7561 NULL,
7562 results_buf_size,
7563 &num_errors, &num_warnings);
7564}
7565
7566enum dbg_status qed_print_idle_chk_results(struct qed_hwfn *p_hwfn,
7567 u32 *dump_buf,
7568 u32 num_dumped_dwords,
7569 char *results_buf,
7570 u32 *num_errors,
7571 u32 *num_warnings)
7572{
7573 u32 parsed_buf_size;
7574
7575 return qed_parse_idle_chk_dump(p_hwfn,
7576 dump_buf,
7577 num_dumped_dwords,
7578 results_buf,
7579 &parsed_buf_size,
7580 num_errors, num_warnings);
7581}
7582
7583void qed_dbg_mcp_trace_set_meta_data(struct qed_hwfn *p_hwfn,
7584 const u32 *meta_buf)
7585{
7586 struct dbg_tools_user_data *dev_user_data =
7587 qed_dbg_get_user_data(p_hwfn);
7588
7589 dev_user_data->mcp_trace_user_meta_buf = meta_buf;
7590}
7591
7592enum dbg_status qed_get_mcp_trace_results_buf_size(struct qed_hwfn *p_hwfn,
7593 u32 *dump_buf,
7594 u32 num_dumped_dwords,
7595 u32 *results_buf_size)
7596{
7597 return qed_parse_mcp_trace_dump(p_hwfn,
7598 dump_buf, NULL, results_buf_size, true);
7599}
7600
7601enum dbg_status qed_print_mcp_trace_results(struct qed_hwfn *p_hwfn,
7602 u32 *dump_buf,
7603 u32 num_dumped_dwords,
7604 char *results_buf)
7605{
7606 u32 parsed_buf_size;
7607
7608 /* Doesn't do anything, needed for compile time asserts */
7609 qed_user_static_asserts();
7610
7611 return qed_parse_mcp_trace_dump(p_hwfn,
7612 dump_buf,
7613 results_buf, &parsed_buf_size, true);
7614}
7615
7616enum dbg_status qed_print_mcp_trace_results_cont(struct qed_hwfn *p_hwfn,
7617 u32 *dump_buf,
7618 char *results_buf)
7619{
7620 u32 parsed_buf_size;
7621
7622 return qed_parse_mcp_trace_dump(p_hwfn, dump_buf, results_buf,
7623 &parsed_buf_size, false);
7624}
7625
7626enum dbg_status qed_print_mcp_trace_line(struct qed_hwfn *p_hwfn,
7627 u8 *dump_buf,
7628 u32 num_dumped_bytes,
7629 char *results_buf)
7630{
7631 u32 parsed_results_bytes;
7632
7633 return qed_parse_mcp_trace_buf(p_hwfn,
7634 dump_buf,
7635 num_dumped_bytes,
7636 0,
7637 num_dumped_bytes,
7638 results_buf, &parsed_results_bytes);
7639}
7640
7641/* Frees the specified MCP Trace meta data */
7642void qed_mcp_trace_free_meta_data(struct qed_hwfn *p_hwfn)
7643{
7644 struct dbg_tools_user_data *dev_user_data;
7645 struct mcp_trace_meta *meta;
7646 u32 i;
7647
7648 dev_user_data = qed_dbg_get_user_data(p_hwfn);
7649 meta = &dev_user_data->mcp_trace_meta;
7650 if (!meta->is_allocated)
7651 return;
7652
7653 /* Release modules */
7654 if (meta->modules) {
7655 for (i = 0; i < meta->modules_num; i++)
7656 kfree(meta->modules[i]);
7657 kfree(meta->modules);
7658 }
7659
7660 /* Release formats */
7661 if (meta->formats) {
7662 for (i = 0; i < meta->formats_num; i++)
7663 kfree(meta->formats[i].format_str);
7664 kfree(meta->formats);
7665 }
7666
7667 meta->is_allocated = false;
7668}
7669
7670enum dbg_status qed_get_reg_fifo_results_buf_size(struct qed_hwfn *p_hwfn,
7671 u32 *dump_buf,
7672 u32 num_dumped_dwords,
7673 u32 *results_buf_size)
7674{
7675 return qed_parse_reg_fifo_dump(dump_buf, NULL, results_buf_size);
7676}
7677
7678enum dbg_status qed_print_reg_fifo_results(struct qed_hwfn *p_hwfn,
7679 u32 *dump_buf,
7680 u32 num_dumped_dwords,
7681 char *results_buf)
7682{
7683 u32 parsed_buf_size;
7684
7685 return qed_parse_reg_fifo_dump(dump_buf, results_buf, &parsed_buf_size);
7686}
7687
7688enum dbg_status qed_get_igu_fifo_results_buf_size(struct qed_hwfn *p_hwfn,
7689 u32 *dump_buf,
7690 u32 num_dumped_dwords,
7691 u32 *results_buf_size)
7692{
7693 return qed_parse_igu_fifo_dump(dump_buf, NULL, results_buf_size);
7694}
7695
7696enum dbg_status qed_print_igu_fifo_results(struct qed_hwfn *p_hwfn,
7697 u32 *dump_buf,
7698 u32 num_dumped_dwords,
7699 char *results_buf)
7700{
7701 u32 parsed_buf_size;
7702
7703 return qed_parse_igu_fifo_dump(dump_buf, results_buf, &parsed_buf_size);
7704}
7705
7706enum dbg_status
7707qed_get_protection_override_results_buf_size(struct qed_hwfn *p_hwfn,
7708 u32 *dump_buf,
7709 u32 num_dumped_dwords,
7710 u32 *results_buf_size)
7711{
7712 return qed_parse_protection_override_dump(dump_buf,
7713 NULL, results_buf_size);
7714}
7715
7716enum dbg_status qed_print_protection_override_results(struct qed_hwfn *p_hwfn,
7717 u32 *dump_buf,
7718 u32 num_dumped_dwords,
7719 char *results_buf)
7720{
7721 u32 parsed_buf_size;
7722
7723 return qed_parse_protection_override_dump(dump_buf,
7724 results_buf,
7725 &parsed_buf_size);
7726}
7727
7728enum dbg_status qed_get_fw_asserts_results_buf_size(struct qed_hwfn *p_hwfn,
7729 u32 *dump_buf,
7730 u32 num_dumped_dwords,
7731 u32 *results_buf_size)
7732{
7733 return qed_parse_fw_asserts_dump(dump_buf, NULL, results_buf_size);
7734}
7735
7736enum dbg_status qed_print_fw_asserts_results(struct qed_hwfn *p_hwfn,
7737 u32 *dump_buf,
7738 u32 num_dumped_dwords,
7739 char *results_buf)
7740{
7741 u32 parsed_buf_size;
7742
7743 return qed_parse_fw_asserts_dump(dump_buf,
7744 results_buf, &parsed_buf_size);
7745}
7746
7747enum dbg_status qed_dbg_parse_attn(struct qed_hwfn *p_hwfn,
7748 struct dbg_attn_block_result *results)
7749{
7750 const u32 *block_attn_name_offsets;
7751 const char *attn_name_base;
7752 const char *block_name;
7753 enum dbg_attn_type attn_type;
7754 u8 num_regs, i, j;
7755
7756 num_regs = GET_FIELD(results->data, DBG_ATTN_BLOCK_RESULT_NUM_REGS);
7757 attn_type = GET_FIELD(results->data, DBG_ATTN_BLOCK_RESULT_ATTN_TYPE);
7758 block_name = qed_dbg_get_block_name(p_hwfn, results->block_id);
7759 if (!block_name)
7760 return DBG_STATUS_INVALID_ARGS;
7761
7762 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_INDEXES].ptr ||
7763 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_NAME_OFFSETS].ptr ||
7764 !p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr)
7765 return DBG_STATUS_DBG_ARRAY_NOT_SET;
7766
7767 block_attn_name_offsets =
7768 (u32 *)p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_NAME_OFFSETS].ptr +
7769 results->names_offset;
7770
7771 attn_name_base = p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr;
7772
7773 /* Go over registers with a non-zero attention status */
7774 for (i = 0; i < num_regs; i++) {
7775 struct dbg_attn_bit_mapping *bit_mapping;
7776 struct dbg_attn_reg_result *reg_result;
7777 u8 num_reg_attn, bit_idx = 0;
7778
7779 reg_result = &results->reg_results[i];
7780 num_reg_attn = GET_FIELD(reg_result->data,
7781 DBG_ATTN_REG_RESULT_NUM_REG_ATTN);
7782 bit_mapping = (struct dbg_attn_bit_mapping *)
7783 p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_INDEXES].ptr +
7784 reg_result->block_attn_offset;
7785
7786 /* Go over attention status bits */
7787 for (j = 0; j < num_reg_attn; j++) {
7788 u16 attn_idx_val = GET_FIELD(bit_mapping[j].data,
7789 DBG_ATTN_BIT_MAPPING_VAL);
7790 const char *attn_name, *attn_type_str, *masked_str;
7791 u32 attn_name_offset;
7792 u32 sts_addr;
7793
7794 /* Check if bit mask should be advanced (due to unused
7795 * bits).
7796 */
7797 if (GET_FIELD(bit_mapping[j].data,
7798 DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT)) {
7799 bit_idx += (u8)attn_idx_val;
7800 continue;
7801 }
7802
7803 /* Check current bit index */
7804 if (reg_result->sts_val & BIT(bit_idx)) {
7805 /* An attention bit with value=1 was found
7806 * Find attention name
7807 */
7808 attn_name_offset =
7809 block_attn_name_offsets[attn_idx_val];
7810 attn_name = attn_name_base + attn_name_offset;
7811 attn_type_str =
7812 (attn_type ==
7813 ATTN_TYPE_INTERRUPT ? "Interrupt" :
7814 "Parity");
7815 masked_str = reg_result->mask_val &
7816 BIT(bit_idx) ?
7817 " [masked]" : "";
7818 sts_addr =
7819 GET_FIELD(reg_result->data,
7820 DBG_ATTN_REG_RESULT_STS_ADDRESS);
7821 DP_NOTICE(p_hwfn,
7822 "%s (%s) : %s [address 0x%08x, bit %d]%s\n",
7823 block_name, attn_type_str, attn_name,
7824 sts_addr * 4, bit_idx, masked_str);
7825 }
7826
7827 bit_idx++;
7828 }
7829 }
7830
7831 return DBG_STATUS_OK;
7832}
7833
7834/* Wrapper for unifying the idle_chk and mcp_trace api */
7835static enum dbg_status
7836qed_print_idle_chk_results_wrapper(struct qed_hwfn *p_hwfn,
7837 u32 *dump_buf,
7838 u32 num_dumped_dwords,
7839 char *results_buf)
7840{
7841 u32 num_errors, num_warnnings;
7842
7843 return qed_print_idle_chk_results(p_hwfn, dump_buf, num_dumped_dwords,
7844 results_buf, &num_errors,
7845 &num_warnnings);
7846}
7847
7848static DEFINE_MUTEX(qed_dbg_lock);
7849
7850#define MAX_PHY_RESULT_BUFFER 9000
7851
7852/******************************** Feature Meta data section ******************/
7853
7854#define GRC_NUM_STR_FUNCS 2
7855#define IDLE_CHK_NUM_STR_FUNCS 1
7856#define MCP_TRACE_NUM_STR_FUNCS 1
7857#define REG_FIFO_NUM_STR_FUNCS 1
7858#define IGU_FIFO_NUM_STR_FUNCS 1
7859#define PROTECTION_OVERRIDE_NUM_STR_FUNCS 1
7860#define FW_ASSERTS_NUM_STR_FUNCS 1
7861#define ILT_NUM_STR_FUNCS 1
7862#define PHY_NUM_STR_FUNCS 20
7863
7864/* Feature meta data lookup table */
7865static struct {
7866 char *name;
7867 u32 num_funcs;
7868 enum dbg_status (*get_size)(struct qed_hwfn *p_hwfn,
7869 struct qed_ptt *p_ptt, u32 *size);
7870 enum dbg_status (*perform_dump)(struct qed_hwfn *p_hwfn,
7871 struct qed_ptt *p_ptt, u32 *dump_buf,
7872 u32 buf_size, u32 *dumped_dwords);
7873 enum dbg_status (*print_results)(struct qed_hwfn *p_hwfn,
7874 u32 *dump_buf, u32 num_dumped_dwords,
7875 char *results_buf);
7876 enum dbg_status (*results_buf_size)(struct qed_hwfn *p_hwfn,
7877 u32 *dump_buf,
7878 u32 num_dumped_dwords,
7879 u32 *results_buf_size);
7880 const struct qed_func_lookup *hsi_func_lookup;
7881} qed_features_lookup[] = {
7882 {
7883 "grc", GRC_NUM_STR_FUNCS, qed_dbg_grc_get_dump_buf_size,
7884 qed_dbg_grc_dump, NULL, NULL, NULL}, {
7885 "idle_chk", IDLE_CHK_NUM_STR_FUNCS,
7886 qed_dbg_idle_chk_get_dump_buf_size,
7887 qed_dbg_idle_chk_dump,
7888 qed_print_idle_chk_results_wrapper,
7889 qed_get_idle_chk_results_buf_size,
7890 NULL}, {
7891 "mcp_trace", MCP_TRACE_NUM_STR_FUNCS,
7892 qed_dbg_mcp_trace_get_dump_buf_size,
7893 qed_dbg_mcp_trace_dump, qed_print_mcp_trace_results,
7894 qed_get_mcp_trace_results_buf_size,
7895 NULL}, {
7896 "reg_fifo", REG_FIFO_NUM_STR_FUNCS,
7897 qed_dbg_reg_fifo_get_dump_buf_size,
7898 qed_dbg_reg_fifo_dump, qed_print_reg_fifo_results,
7899 qed_get_reg_fifo_results_buf_size,
7900 NULL}, {
7901 "igu_fifo", IGU_FIFO_NUM_STR_FUNCS,
7902 qed_dbg_igu_fifo_get_dump_buf_size,
7903 qed_dbg_igu_fifo_dump, qed_print_igu_fifo_results,
7904 qed_get_igu_fifo_results_buf_size,
7905 NULL}, {
7906 "protection_override", PROTECTION_OVERRIDE_NUM_STR_FUNCS,
7907 qed_dbg_protection_override_get_dump_buf_size,
7908 qed_dbg_protection_override_dump,
7909 qed_print_protection_override_results,
7910 qed_get_protection_override_results_buf_size,
7911 NULL}, {
7912 "fw_asserts", FW_ASSERTS_NUM_STR_FUNCS,
7913 qed_dbg_fw_asserts_get_dump_buf_size,
7914 qed_dbg_fw_asserts_dump,
7915 qed_print_fw_asserts_results,
7916 qed_get_fw_asserts_results_buf_size,
7917 NULL}, {
7918 "ilt", ILT_NUM_STR_FUNCS, qed_dbg_ilt_get_dump_buf_size,
7919 qed_dbg_ilt_dump, NULL, NULL, NULL},};
7920
7921static void qed_dbg_print_feature(u8 *p_text_buf, u32 text_size)
7922{
7923 u32 i, precision = 80;
7924
7925 if (!p_text_buf)
7926 return;
7927
7928 pr_notice("\n%.*s", precision, p_text_buf);
7929 for (i = precision; i < text_size; i += precision)
7930 pr_cont("%.*s", precision, p_text_buf + i);
7931 pr_cont("\n");
7932}
7933
7934#define QED_RESULTS_BUF_MIN_SIZE 16
7935/* Generic function for decoding debug feature info */
7936static enum dbg_status format_feature(struct qed_hwfn *p_hwfn,
7937 enum qed_dbg_features feature_idx)
7938{
7939 struct qed_dbg_feature *feature =
7940 &p_hwfn->cdev->dbg_features[feature_idx];
7941 u32 txt_size_bytes, null_char_pos, i;
7942 u32 *dbuf, dwords;
7943 enum dbg_status rc;
7944 char *text_buf;
7945
7946 /* Check if feature supports formatting capability */
7947 if (!qed_features_lookup[feature_idx].results_buf_size)
7948 return DBG_STATUS_OK;
7949
7950 dbuf = (u32 *)feature->dump_buf;
7951 dwords = feature->dumped_dwords;
7952
7953 /* Obtain size of formatted output */
7954 rc = qed_features_lookup[feature_idx].results_buf_size(p_hwfn,
7955 dbuf,
7956 dwords,
7957 &txt_size_bytes);
7958 if (rc != DBG_STATUS_OK)
7959 return rc;
7960
7961 /* Make sure that the allocated size is a multiple of dword
7962 * (4 bytes).
7963 */
7964 null_char_pos = txt_size_bytes - 1;
7965 txt_size_bytes = (txt_size_bytes + 3) & ~0x3;
7966
7967 if (txt_size_bytes < QED_RESULTS_BUF_MIN_SIZE) {
7968 DP_NOTICE(p_hwfn->cdev,
7969 "formatted size of feature was too small %d. Aborting\n",
7970 txt_size_bytes);
7971 return DBG_STATUS_INVALID_ARGS;
7972 }
7973
7974 /* allocate temp text buf */
7975 text_buf = vzalloc(txt_size_bytes);
7976 if (!text_buf) {
7977 DP_NOTICE(p_hwfn->cdev,
7978 "failed to allocate text buffer. Aborting\n");
7979 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
7980 }
7981
7982 /* Decode feature opcodes to string on temp buf */
7983 rc = qed_features_lookup[feature_idx].print_results(p_hwfn,
7984 dbuf,
7985 dwords,
7986 text_buf);
7987 if (rc != DBG_STATUS_OK) {
7988 vfree(text_buf);
7989 return rc;
7990 }
7991
7992 /* Replace the original null character with a '\n' character.
7993 * The bytes that were added as a result of the dword alignment are also
7994 * padded with '\n' characters.
7995 */
7996 for (i = null_char_pos; i < txt_size_bytes; i++)
7997 text_buf[i] = '\n';
7998
7999 /* Dump printable feature to log */
8000 if (p_hwfn->cdev->print_dbg_data)
8001 qed_dbg_print_feature(text_buf, txt_size_bytes);
8002
8003 /* Dump binary data as is to the output file */
8004 if (p_hwfn->cdev->dbg_bin_dump) {
8005 vfree(text_buf);
8006 return rc;
8007 }
8008
8009 /* Free the old dump_buf and point the dump_buf to the newly allocated
8010 * and formatted text buffer.
8011 */
8012 vfree(feature->dump_buf);
8013 feature->dump_buf = text_buf;
8014 feature->buf_size = txt_size_bytes;
8015 feature->dumped_dwords = txt_size_bytes / 4;
8016
8017 return rc;
8018}
8019
8020#define MAX_DBG_FEATURE_SIZE_DWORDS 0x3FFFFFFF
8021
8022/* Generic function for performing the dump of a debug feature. */
8023static enum dbg_status qed_dbg_dump(struct qed_hwfn *p_hwfn,
8024 struct qed_ptt *p_ptt,
8025 enum qed_dbg_features feature_idx)
8026{
8027 struct qed_dbg_feature *feature =
8028 &p_hwfn->cdev->dbg_features[feature_idx];
8029 u32 buf_size_dwords, *dbuf, *dwords;
8030 enum dbg_status rc;
8031
8032 DP_NOTICE(p_hwfn->cdev, "Collecting a debug feature [\"%s\"]\n",
8033 qed_features_lookup[feature_idx].name);
8034
8035 /* Dump_buf was already allocated need to free (this can happen if dump
8036 * was called but file was never read).
8037 * We can't use the buffer as is since size may have changed.
8038 */
8039 if (feature->dump_buf) {
8040 vfree(feature->dump_buf);
8041 feature->dump_buf = NULL;
8042 }
8043
8044 /* Get buffer size from hsi, allocate accordingly, and perform the
8045 * dump.
8046 */
8047 rc = qed_features_lookup[feature_idx].get_size(p_hwfn, p_ptt,
8048 &buf_size_dwords);
8049 if (rc != DBG_STATUS_OK && rc != DBG_STATUS_NVRAM_GET_IMAGE_FAILED)
8050 return rc;
8051
8052 if (buf_size_dwords > MAX_DBG_FEATURE_SIZE_DWORDS) {
8053 feature->buf_size = 0;
8054 DP_NOTICE(p_hwfn->cdev,
8055 "Debug feature [\"%s\"] size (0x%x dwords) exceeds maximum size (0x%x dwords)\n",
8056 qed_features_lookup[feature_idx].name,
8057 buf_size_dwords, MAX_DBG_FEATURE_SIZE_DWORDS);
8058
8059 return DBG_STATUS_OK;
8060 }
8061
8062 feature->buf_size = buf_size_dwords * sizeof(u32);
8063 feature->dump_buf = vmalloc(feature->buf_size);
8064 if (!feature->dump_buf)
8065 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
8066
8067 dbuf = (u32 *)feature->dump_buf;
8068 dwords = &feature->dumped_dwords;
8069 rc = qed_features_lookup[feature_idx].perform_dump(p_hwfn, p_ptt,
8070 dbuf,
8071 feature->buf_size /
8072 sizeof(u32),
8073 dwords);
8074
8075 /* If mcp is stuck we get DBG_STATUS_NVRAM_GET_IMAGE_FAILED error.
8076 * In this case the buffer holds valid binary data, but we won't able
8077 * to parse it (since parsing relies on data in NVRAM which is only
8078 * accessible when MFW is responsive). skip the formatting but return
8079 * success so that binary data is provided.
8080 */
8081 if (rc == DBG_STATUS_NVRAM_GET_IMAGE_FAILED)
8082 return DBG_STATUS_OK;
8083
8084 if (rc != DBG_STATUS_OK)
8085 return rc;
8086
8087 /* Format output */
8088 rc = format_feature(p_hwfn, feature_idx);
8089 return rc;
8090}
8091
8092int qed_dbg_grc(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
8093{
8094 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_GRC, num_dumped_bytes);
8095}
8096
8097int qed_dbg_grc_size(struct qed_dev *cdev)
8098{
8099 return qed_dbg_feature_size(cdev, DBG_FEATURE_GRC);
8100}
8101
8102int qed_dbg_idle_chk(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
8103{
8104 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_IDLE_CHK,
8105 num_dumped_bytes);
8106}
8107
8108int qed_dbg_idle_chk_size(struct qed_dev *cdev)
8109{
8110 return qed_dbg_feature_size(cdev, DBG_FEATURE_IDLE_CHK);
8111}
8112
8113int qed_dbg_reg_fifo(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
8114{
8115 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_REG_FIFO,
8116 num_dumped_bytes);
8117}
8118
8119int qed_dbg_reg_fifo_size(struct qed_dev *cdev)
8120{
8121 return qed_dbg_feature_size(cdev, DBG_FEATURE_REG_FIFO);
8122}
8123
8124int qed_dbg_igu_fifo(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
8125{
8126 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_IGU_FIFO,
8127 num_dumped_bytes);
8128}
8129
8130int qed_dbg_igu_fifo_size(struct qed_dev *cdev)
8131{
8132 return qed_dbg_feature_size(cdev, DBG_FEATURE_IGU_FIFO);
8133}
8134
8135static int qed_dbg_nvm_image_length(struct qed_hwfn *p_hwfn,
8136 enum qed_nvm_images image_id, u32 *length)
8137{
8138 struct qed_nvm_image_att image_att;
8139 int rc;
8140
8141 *length = 0;
8142 rc = qed_mcp_get_nvm_image_att(p_hwfn, image_id, &image_att);
8143 if (rc)
8144 return rc;
8145
8146 *length = image_att.length;
8147
8148 return rc;
8149}
8150
8151static int qed_dbg_nvm_image(struct qed_dev *cdev, void *buffer,
8152 u32 *num_dumped_bytes,
8153 enum qed_nvm_images image_id)
8154{
8155 struct qed_hwfn *p_hwfn =
8156 &cdev->hwfns[cdev->engine_for_debug];
8157 u32 len_rounded;
8158 int rc;
8159
8160 *num_dumped_bytes = 0;
8161 rc = qed_dbg_nvm_image_length(p_hwfn, image_id, &len_rounded);
8162 if (rc)
8163 return rc;
8164
8165 DP_NOTICE(p_hwfn->cdev,
8166 "Collecting a debug feature [\"nvram image %d\"]\n",
8167 image_id);
8168
8169 len_rounded = roundup(len_rounded, sizeof(u32));
8170 rc = qed_mcp_get_nvm_image(p_hwfn, image_id, buffer, len_rounded);
8171 if (rc)
8172 return rc;
8173
8174 /* QED_NVM_IMAGE_NVM_META image is not swapped like other images */
8175 if (image_id != QED_NVM_IMAGE_NVM_META)
8176 cpu_to_be32_array((__force __be32 *)buffer,
8177 (const u32 *)buffer,
8178 len_rounded / sizeof(u32));
8179
8180 *num_dumped_bytes = len_rounded;
8181
8182 return rc;
8183}
8184
8185int qed_dbg_protection_override(struct qed_dev *cdev, void *buffer,
8186 u32 *num_dumped_bytes)
8187{
8188 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_PROTECTION_OVERRIDE,
8189 num_dumped_bytes);
8190}
8191
8192int qed_dbg_protection_override_size(struct qed_dev *cdev)
8193{
8194 return qed_dbg_feature_size(cdev, DBG_FEATURE_PROTECTION_OVERRIDE);
8195}
8196
8197int qed_dbg_fw_asserts(struct qed_dev *cdev, void *buffer,
8198 u32 *num_dumped_bytes)
8199{
8200 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_FW_ASSERTS,
8201 num_dumped_bytes);
8202}
8203
8204int qed_dbg_fw_asserts_size(struct qed_dev *cdev)
8205{
8206 return qed_dbg_feature_size(cdev, DBG_FEATURE_FW_ASSERTS);
8207}
8208
8209int qed_dbg_ilt(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
8210{
8211 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_ILT, num_dumped_bytes);
8212}
8213
8214int qed_dbg_ilt_size(struct qed_dev *cdev)
8215{
8216 return qed_dbg_feature_size(cdev, DBG_FEATURE_ILT);
8217}
8218
8219int qed_dbg_mcp_trace(struct qed_dev *cdev, void *buffer,
8220 u32 *num_dumped_bytes)
8221{
8222 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_MCP_TRACE,
8223 num_dumped_bytes);
8224}
8225
8226int qed_dbg_mcp_trace_size(struct qed_dev *cdev)
8227{
8228 return qed_dbg_feature_size(cdev, DBG_FEATURE_MCP_TRACE);
8229}
8230
8231/* Defines the amount of bytes allocated for recording the length of debugfs
8232 * feature buffer.
8233 */
8234#define REGDUMP_HEADER_SIZE sizeof(u32)
8235#define REGDUMP_HEADER_SIZE_SHIFT 0
8236#define REGDUMP_HEADER_SIZE_MASK 0xffffff
8237#define REGDUMP_HEADER_FEATURE_SHIFT 24
8238#define REGDUMP_HEADER_FEATURE_MASK 0x1f
8239#define REGDUMP_HEADER_BIN_DUMP_SHIFT 29
8240#define REGDUMP_HEADER_BIN_DUMP_MASK 0x1
8241#define REGDUMP_HEADER_OMIT_ENGINE_SHIFT 30
8242#define REGDUMP_HEADER_OMIT_ENGINE_MASK 0x1
8243#define REGDUMP_HEADER_ENGINE_SHIFT 31
8244#define REGDUMP_HEADER_ENGINE_MASK 0x1
8245#define REGDUMP_MAX_SIZE 0x1000000
8246#define ILT_DUMP_MAX_SIZE (1024 * 1024 * 15)
8247
8248enum debug_print_features {
8249 OLD_MODE = 0,
8250 IDLE_CHK = 1,
8251 GRC_DUMP = 2,
8252 MCP_TRACE = 3,
8253 REG_FIFO = 4,
8254 PROTECTION_OVERRIDE = 5,
8255 IGU_FIFO = 6,
8256 PHY = 7,
8257 FW_ASSERTS = 8,
8258 NVM_CFG1 = 9,
8259 DEFAULT_CFG = 10,
8260 NVM_META = 11,
8261 MDUMP = 12,
8262 ILT_DUMP = 13,
8263};
8264
8265static u32 qed_calc_regdump_header(struct qed_dev *cdev,
8266 enum debug_print_features feature,
8267 int engine, u32 feature_size,
8268 u8 omit_engine, u8 dbg_bin_dump)
8269{
8270 u32 res = 0;
8271
8272 SET_FIELD(res, REGDUMP_HEADER_SIZE, feature_size);
8273 if (res != feature_size)
8274 DP_NOTICE(cdev,
8275 "Feature %d is too large (size 0x%x) and will corrupt the dump\n",
8276 feature, feature_size);
8277
8278 SET_FIELD(res, REGDUMP_HEADER_FEATURE, feature);
8279 SET_FIELD(res, REGDUMP_HEADER_BIN_DUMP, dbg_bin_dump);
8280 SET_FIELD(res, REGDUMP_HEADER_OMIT_ENGINE, omit_engine);
8281 SET_FIELD(res, REGDUMP_HEADER_ENGINE, engine);
8282
8283 return res;
8284}
8285
8286int qed_dbg_all_data(struct qed_dev *cdev, void *buffer)
8287{
8288 u8 cur_engine, omit_engine = 0, org_engine;
8289 struct qed_hwfn *p_hwfn = &cdev->hwfns[cdev->engine_for_debug];
8290 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
8291 int grc_params[MAX_DBG_GRC_PARAMS], rc, i;
8292 u32 offset = 0, feature_size;
8293
8294 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++)
8295 grc_params[i] = dev_data->grc.param_val[i];
8296
8297 if (!QED_IS_CMT(cdev))
8298 omit_engine = 1;
8299
8300 cdev->dbg_bin_dump = 1;
8301 mutex_lock(&qed_dbg_lock);
8302
8303 org_engine = qed_get_debug_engine(cdev);
8304 for (cur_engine = 0; cur_engine < cdev->num_hwfns; cur_engine++) {
8305 /* Collect idle_chks and grcDump for each hw function */
8306 DP_VERBOSE(cdev, QED_MSG_DEBUG,
8307 "obtaining idle_chk and grcdump for current engine\n");
8308 qed_set_debug_engine(cdev, cur_engine);
8309
8310 /* First idle_chk */
8311 rc = qed_dbg_idle_chk(cdev, (u8 *)buffer + offset +
8312 REGDUMP_HEADER_SIZE, &feature_size);
8313 if (!rc) {
8314 *(u32 *)((u8 *)buffer + offset) =
8315 qed_calc_regdump_header(cdev, IDLE_CHK,
8316 cur_engine,
8317 feature_size,
8318 omit_engine,
8319 cdev->dbg_bin_dump);
8320 offset += (feature_size + REGDUMP_HEADER_SIZE);
8321 } else {
8322 DP_ERR(cdev, "qed_dbg_idle_chk failed. rc = %d\n", rc);
8323 }
8324
8325 /* Second idle_chk */
8326 rc = qed_dbg_idle_chk(cdev, (u8 *)buffer + offset +
8327 REGDUMP_HEADER_SIZE, &feature_size);
8328 if (!rc) {
8329 *(u32 *)((u8 *)buffer + offset) =
8330 qed_calc_regdump_header(cdev, IDLE_CHK,
8331 cur_engine,
8332 feature_size,
8333 omit_engine,
8334 cdev->dbg_bin_dump);
8335 offset += (feature_size + REGDUMP_HEADER_SIZE);
8336 } else {
8337 DP_ERR(cdev, "qed_dbg_idle_chk failed. rc = %d\n", rc);
8338 }
8339
8340 /* reg_fifo dump */
8341 rc = qed_dbg_reg_fifo(cdev, (u8 *)buffer + offset +
8342 REGDUMP_HEADER_SIZE, &feature_size);
8343 if (!rc) {
8344 *(u32 *)((u8 *)buffer + offset) =
8345 qed_calc_regdump_header(cdev, REG_FIFO,
8346 cur_engine,
8347 feature_size,
8348 omit_engine,
8349 cdev->dbg_bin_dump);
8350 offset += (feature_size + REGDUMP_HEADER_SIZE);
8351 } else {
8352 DP_ERR(cdev, "qed_dbg_reg_fifo failed. rc = %d\n", rc);
8353 }
8354
8355 /* igu_fifo dump */
8356 rc = qed_dbg_igu_fifo(cdev, (u8 *)buffer + offset +
8357 REGDUMP_HEADER_SIZE, &feature_size);
8358 if (!rc) {
8359 *(u32 *)((u8 *)buffer + offset) =
8360 qed_calc_regdump_header(cdev, IGU_FIFO,
8361 cur_engine,
8362 feature_size,
8363 omit_engine,
8364 cdev->dbg_bin_dump);
8365 offset += (feature_size + REGDUMP_HEADER_SIZE);
8366 } else {
8367 DP_ERR(cdev, "qed_dbg_igu_fifo failed. rc = %d", rc);
8368 }
8369
8370 /* protection_override dump */
8371 rc = qed_dbg_protection_override(cdev, (u8 *)buffer + offset +
8372 REGDUMP_HEADER_SIZE,
8373 &feature_size);
8374 if (!rc) {
8375 *(u32 *)((u8 *)buffer + offset) =
8376 qed_calc_regdump_header(cdev,
8377 PROTECTION_OVERRIDE,
8378 cur_engine,
8379 feature_size,
8380 omit_engine,
8381 cdev->dbg_bin_dump);
8382 offset += (feature_size + REGDUMP_HEADER_SIZE);
8383 } else {
8384 DP_ERR(cdev,
8385 "qed_dbg_protection_override failed. rc = %d\n",
8386 rc);
8387 }
8388
8389 /* fw_asserts dump */
8390 rc = qed_dbg_fw_asserts(cdev, (u8 *)buffer + offset +
8391 REGDUMP_HEADER_SIZE, &feature_size);
8392 if (!rc) {
8393 *(u32 *)((u8 *)buffer + offset) =
8394 qed_calc_regdump_header(cdev, FW_ASSERTS,
8395 cur_engine,
8396 feature_size,
8397 omit_engine,
8398 cdev->dbg_bin_dump);
8399 offset += (feature_size + REGDUMP_HEADER_SIZE);
8400 } else {
8401 DP_ERR(cdev, "qed_dbg_fw_asserts failed. rc = %d\n",
8402 rc);
8403 }
8404
8405 feature_size = qed_dbg_ilt_size(cdev);
8406 if (!cdev->disable_ilt_dump && feature_size <
8407 ILT_DUMP_MAX_SIZE) {
8408 rc = qed_dbg_ilt(cdev, (u8 *)buffer + offset +
8409 REGDUMP_HEADER_SIZE, &feature_size);
8410 if (!rc) {
8411 *(u32 *)((u8 *)buffer + offset) =
8412 qed_calc_regdump_header(cdev, ILT_DUMP,
8413 cur_engine,
8414 feature_size,
8415 omit_engine,
8416 cdev->dbg_bin_dump);
8417 offset += (feature_size + REGDUMP_HEADER_SIZE);
8418 } else {
8419 DP_ERR(cdev, "qed_dbg_ilt failed. rc = %d\n",
8420 rc);
8421 }
8422 }
8423
8424 /* Grc dump - must be last because when mcp stuck it will
8425 * clutter idle_chk, reg_fifo, ...
8426 */
8427 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++)
8428 dev_data->grc.param_val[i] = grc_params[i];
8429
8430 rc = qed_dbg_grc(cdev, (u8 *)buffer + offset +
8431 REGDUMP_HEADER_SIZE, &feature_size);
8432 if (!rc) {
8433 *(u32 *)((u8 *)buffer + offset) =
8434 qed_calc_regdump_header(cdev, GRC_DUMP,
8435 cur_engine,
8436 feature_size,
8437 omit_engine,
8438 cdev->dbg_bin_dump);
8439 offset += (feature_size + REGDUMP_HEADER_SIZE);
8440 } else {
8441 DP_ERR(cdev, "qed_dbg_grc failed. rc = %d", rc);
8442 }
8443 }
8444
8445 qed_set_debug_engine(cdev, org_engine);
8446
8447 /* mcp_trace */
8448 rc = qed_dbg_mcp_trace(cdev, (u8 *)buffer + offset +
8449 REGDUMP_HEADER_SIZE, &feature_size);
8450 if (!rc) {
8451 *(u32 *)((u8 *)buffer + offset) =
8452 qed_calc_regdump_header(cdev, MCP_TRACE, cur_engine,
8453 feature_size, omit_engine,
8454 cdev->dbg_bin_dump);
8455 offset += (feature_size + REGDUMP_HEADER_SIZE);
8456 } else {
8457 DP_ERR(cdev, "qed_dbg_mcp_trace failed. rc = %d\n", rc);
8458 }
8459
8460 /* nvm cfg1 */
8461 rc = qed_dbg_nvm_image(cdev,
8462 (u8 *)buffer + offset +
8463 REGDUMP_HEADER_SIZE, &feature_size,
8464 QED_NVM_IMAGE_NVM_CFG1);
8465 if (!rc) {
8466 *(u32 *)((u8 *)buffer + offset) =
8467 qed_calc_regdump_header(cdev, NVM_CFG1, cur_engine,
8468 feature_size, omit_engine,
8469 cdev->dbg_bin_dump);
8470 offset += (feature_size + REGDUMP_HEADER_SIZE);
8471 } else if (rc != -ENOENT) {
8472 DP_ERR(cdev,
8473 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
8474 QED_NVM_IMAGE_NVM_CFG1, "QED_NVM_IMAGE_NVM_CFG1",
8475 rc);
8476 }
8477
8478 /* nvm default */
8479 rc = qed_dbg_nvm_image(cdev,
8480 (u8 *)buffer + offset +
8481 REGDUMP_HEADER_SIZE, &feature_size,
8482 QED_NVM_IMAGE_DEFAULT_CFG);
8483 if (!rc) {
8484 *(u32 *)((u8 *)buffer + offset) =
8485 qed_calc_regdump_header(cdev, DEFAULT_CFG,
8486 cur_engine, feature_size,
8487 omit_engine,
8488 cdev->dbg_bin_dump);
8489 offset += (feature_size + REGDUMP_HEADER_SIZE);
8490 } else if (rc != -ENOENT) {
8491 DP_ERR(cdev,
8492 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
8493 QED_NVM_IMAGE_DEFAULT_CFG,
8494 "QED_NVM_IMAGE_DEFAULT_CFG", rc);
8495 }
8496
8497 /* nvm meta */
8498 rc = qed_dbg_nvm_image(cdev,
8499 (u8 *)buffer + offset +
8500 REGDUMP_HEADER_SIZE, &feature_size,
8501 QED_NVM_IMAGE_NVM_META);
8502 if (!rc) {
8503 *(u32 *)((u8 *)buffer + offset) =
8504 qed_calc_regdump_header(cdev, NVM_META, cur_engine,
8505 feature_size, omit_engine,
8506 cdev->dbg_bin_dump);
8507 offset += (feature_size + REGDUMP_HEADER_SIZE);
8508 } else if (rc != -ENOENT) {
8509 DP_ERR(cdev,
8510 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
8511 QED_NVM_IMAGE_NVM_META, "QED_NVM_IMAGE_NVM_META",
8512 rc);
8513 }
8514
8515 /* nvm mdump */
8516 rc = qed_dbg_nvm_image(cdev, (u8 *)buffer + offset +
8517 REGDUMP_HEADER_SIZE, &feature_size,
8518 QED_NVM_IMAGE_MDUMP);
8519 if (!rc) {
8520 *(u32 *)((u8 *)buffer + offset) =
8521 qed_calc_regdump_header(cdev, MDUMP, cur_engine,
8522 feature_size, omit_engine,
8523 cdev->dbg_bin_dump);
8524 offset += (feature_size + REGDUMP_HEADER_SIZE);
8525 } else if (rc != -ENOENT) {
8526 DP_ERR(cdev,
8527 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
8528 QED_NVM_IMAGE_MDUMP, "QED_NVM_IMAGE_MDUMP", rc);
8529 }
8530
8531 mutex_unlock(&qed_dbg_lock);
8532 cdev->dbg_bin_dump = 0;
8533
8534 return 0;
8535}
8536
8537int qed_dbg_all_data_size(struct qed_dev *cdev)
8538{
8539 u32 regs_len = 0, image_len = 0, ilt_len = 0, total_ilt_len = 0;
8540 struct qed_hwfn *p_hwfn = &cdev->hwfns[cdev->engine_for_debug];
8541 u8 cur_engine, org_engine;
8542
8543 cdev->disable_ilt_dump = false;
8544 org_engine = qed_get_debug_engine(cdev);
8545 for (cur_engine = 0; cur_engine < cdev->num_hwfns; cur_engine++) {
8546 /* Engine specific */
8547 DP_VERBOSE(cdev, QED_MSG_DEBUG,
8548 "calculating idle_chk and grcdump register length for current engine\n");
8549 qed_set_debug_engine(cdev, cur_engine);
8550 regs_len += REGDUMP_HEADER_SIZE + qed_dbg_idle_chk_size(cdev) +
8551 REGDUMP_HEADER_SIZE + qed_dbg_idle_chk_size(cdev) +
8552 REGDUMP_HEADER_SIZE + qed_dbg_grc_size(cdev) +
8553 REGDUMP_HEADER_SIZE + qed_dbg_reg_fifo_size(cdev) +
8554 REGDUMP_HEADER_SIZE + qed_dbg_igu_fifo_size(cdev) +
8555 REGDUMP_HEADER_SIZE +
8556 qed_dbg_protection_override_size(cdev) +
8557 REGDUMP_HEADER_SIZE + qed_dbg_fw_asserts_size(cdev);
8558 ilt_len = REGDUMP_HEADER_SIZE + qed_dbg_ilt_size(cdev);
8559 if (ilt_len < ILT_DUMP_MAX_SIZE) {
8560 total_ilt_len += ilt_len;
8561 regs_len += ilt_len;
8562 }
8563 }
8564
8565 qed_set_debug_engine(cdev, org_engine);
8566
8567 /* Engine common */
8568 regs_len += REGDUMP_HEADER_SIZE + qed_dbg_mcp_trace_size(cdev) +
8569 REGDUMP_HEADER_SIZE + qed_dbg_phy_size(cdev);
8570 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_NVM_CFG1, &image_len);
8571 if (image_len)
8572 regs_len += REGDUMP_HEADER_SIZE + image_len;
8573 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_DEFAULT_CFG, &image_len);
8574 if (image_len)
8575 regs_len += REGDUMP_HEADER_SIZE + image_len;
8576 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_NVM_META, &image_len);
8577 if (image_len)
8578 regs_len += REGDUMP_HEADER_SIZE + image_len;
8579 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_MDUMP, &image_len);
8580 if (image_len)
8581 regs_len += REGDUMP_HEADER_SIZE + image_len;
8582
8583 if (regs_len > REGDUMP_MAX_SIZE) {
8584 DP_VERBOSE(cdev, QED_MSG_DEBUG,
8585 "Dump exceeds max size 0x%x, disable ILT dump\n",
8586 REGDUMP_MAX_SIZE);
8587 cdev->disable_ilt_dump = true;
8588 regs_len -= total_ilt_len;
8589 }
8590
8591 return regs_len;
8592}
8593
8594int qed_dbg_feature(struct qed_dev *cdev, void *buffer,
8595 enum qed_dbg_features feature, u32 *num_dumped_bytes)
8596{
8597 struct qed_dbg_feature *qed_feature = &cdev->dbg_features[feature];
8598 struct qed_hwfn *p_hwfn = &cdev->hwfns[cdev->engine_for_debug];
8599 enum dbg_status dbg_rc;
8600 struct qed_ptt *p_ptt;
8601 int rc = 0;
8602
8603 /* Acquire ptt */
8604 p_ptt = qed_ptt_acquire(p_hwfn);
8605 if (!p_ptt)
8606 return -EINVAL;
8607
8608 /* Get dump */
8609 dbg_rc = qed_dbg_dump(p_hwfn, p_ptt, feature);
8610 if (dbg_rc != DBG_STATUS_OK) {
8611 DP_VERBOSE(cdev, QED_MSG_DEBUG, "%s\n",
8612 qed_dbg_get_status_str(dbg_rc));
8613 *num_dumped_bytes = 0;
8614 rc = -EINVAL;
8615 goto out;
8616 }
8617
8618 DP_VERBOSE(cdev, QED_MSG_DEBUG,
8619 "copying debugfs feature to external buffer\n");
8620 memcpy(buffer, qed_feature->dump_buf, qed_feature->buf_size);
8621 *num_dumped_bytes = cdev->dbg_features[feature].dumped_dwords *
8622 4;
8623
8624out:
8625 qed_ptt_release(p_hwfn, p_ptt);
8626 return rc;
8627}
8628
8629int qed_dbg_feature_size(struct qed_dev *cdev, enum qed_dbg_features feature)
8630{
8631 struct qed_dbg_feature *qed_feature = &cdev->dbg_features[feature];
8632 struct qed_hwfn *p_hwfn = &cdev->hwfns[cdev->engine_for_debug];
8633 struct qed_ptt *p_ptt = qed_ptt_acquire(p_hwfn);
8634 u32 buf_size_dwords;
8635 enum dbg_status rc;
8636
8637 if (!p_ptt)
8638 return -EINVAL;
8639
8640 rc = qed_features_lookup[feature].get_size(p_hwfn, p_ptt,
8641 &buf_size_dwords);
8642 if (rc != DBG_STATUS_OK)
8643 buf_size_dwords = 0;
8644
8645 /* Feature will not be dumped if it exceeds maximum size */
8646 if (buf_size_dwords > MAX_DBG_FEATURE_SIZE_DWORDS)
8647 buf_size_dwords = 0;
8648
8649 qed_ptt_release(p_hwfn, p_ptt);
8650 qed_feature->buf_size = buf_size_dwords * sizeof(u32);
8651 return qed_feature->buf_size;
8652}
8653
8654int qed_dbg_phy_size(struct qed_dev *cdev)
8655{
8656 /* return max size of phy info and
8657 * phy mac_stat multiplied by the number of ports
8658 */
8659 return MAX_PHY_RESULT_BUFFER * (1 + qed_device_num_ports(cdev));
8660}
8661
8662u8 qed_get_debug_engine(struct qed_dev *cdev)
8663{
8664 return cdev->engine_for_debug;
8665}
8666
8667void qed_set_debug_engine(struct qed_dev *cdev, int engine_number)
8668{
8669 DP_VERBOSE(cdev, QED_MSG_DEBUG, "set debug engine to %d\n",
8670 engine_number);
8671 cdev->engine_for_debug = engine_number;
8672}
8673
8674void qed_dbg_pf_init(struct qed_dev *cdev)
8675{
8676 const u8 *dbg_values = NULL;
8677 int i;
8678
8679 /* Sync ver with debugbus qed code */
8680 qed_dbg_set_app_ver(TOOLS_VERSION);
8681
8682 /* Debug values are after init values.
8683 * The offset is the first dword of the file.
8684 */
8685 dbg_values = cdev->firmware->data + *(u32 *)cdev->firmware->data;
8686
8687 for_each_hwfn(cdev, i) {
8688 qed_dbg_set_bin_ptr(&cdev->hwfns[i], dbg_values);
8689 qed_dbg_user_set_bin_ptr(&cdev->hwfns[i], dbg_values);
8690 }
8691
8692 /* Set the hwfn to be 0 as default */
8693 cdev->engine_for_debug = 0;
8694}
8695
8696void qed_dbg_pf_exit(struct qed_dev *cdev)
8697{
8698 struct qed_dbg_feature *feature = NULL;
8699 enum qed_dbg_features feature_idx;
8700
8701 /* debug features' buffers may be allocated if debug feature was used
8702 * but dump wasn't called
8703 */
8704 for (feature_idx = 0; feature_idx < DBG_FEATURE_NUM; feature_idx++) {
8705 feature = &cdev->dbg_features[feature_idx];
8706 if (feature->dump_buf) {
8707 vfree(feature->dump_buf);
8708 feature->dump_buf = NULL;
8709 }
8710 }
8711}
1// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
2/* QLogic qed NIC Driver
3 * Copyright (c) 2015 QLogic Corporation
4 * Copyright (c) 2019-2020 Marvell International Ltd.
5 */
6
7#include <linux/module.h>
8#include <linux/vmalloc.h>
9#include <linux/crc32.h>
10#include "qed.h"
11#include "qed_cxt.h"
12#include "qed_hsi.h"
13#include "qed_hw.h"
14#include "qed_mcp.h"
15#include "qed_reg_addr.h"
16
17/* Memory groups enum */
18enum mem_groups {
19 MEM_GROUP_PXP_MEM,
20 MEM_GROUP_DMAE_MEM,
21 MEM_GROUP_CM_MEM,
22 MEM_GROUP_QM_MEM,
23 MEM_GROUP_DORQ_MEM,
24 MEM_GROUP_BRB_RAM,
25 MEM_GROUP_BRB_MEM,
26 MEM_GROUP_PRS_MEM,
27 MEM_GROUP_SDM_MEM,
28 MEM_GROUP_PBUF,
29 MEM_GROUP_IOR,
30 MEM_GROUP_RAM,
31 MEM_GROUP_BTB_RAM,
32 MEM_GROUP_RDIF_CTX,
33 MEM_GROUP_TDIF_CTX,
34 MEM_GROUP_CFC_MEM,
35 MEM_GROUP_CONN_CFC_MEM,
36 MEM_GROUP_CAU_PI,
37 MEM_GROUP_CAU_MEM,
38 MEM_GROUP_CAU_MEM_EXT,
39 MEM_GROUP_PXP_ILT,
40 MEM_GROUP_MULD_MEM,
41 MEM_GROUP_BTB_MEM,
42 MEM_GROUP_IGU_MEM,
43 MEM_GROUP_IGU_MSIX,
44 MEM_GROUP_CAU_SB,
45 MEM_GROUP_BMB_RAM,
46 MEM_GROUP_BMB_MEM,
47 MEM_GROUP_TM_MEM,
48 MEM_GROUP_TASK_CFC_MEM,
49 MEM_GROUPS_NUM
50};
51
52/* Memory groups names */
53static const char * const s_mem_group_names[] = {
54 "PXP_MEM",
55 "DMAE_MEM",
56 "CM_MEM",
57 "QM_MEM",
58 "DORQ_MEM",
59 "BRB_RAM",
60 "BRB_MEM",
61 "PRS_MEM",
62 "SDM_MEM",
63 "PBUF",
64 "IOR",
65 "RAM",
66 "BTB_RAM",
67 "RDIF_CTX",
68 "TDIF_CTX",
69 "CFC_MEM",
70 "CONN_CFC_MEM",
71 "CAU_PI",
72 "CAU_MEM",
73 "CAU_MEM_EXT",
74 "PXP_ILT",
75 "MULD_MEM",
76 "BTB_MEM",
77 "IGU_MEM",
78 "IGU_MSIX",
79 "CAU_SB",
80 "BMB_RAM",
81 "BMB_MEM",
82 "TM_MEM",
83 "TASK_CFC_MEM",
84};
85
86/* Idle check conditions */
87
88static u32 cond5(const u32 *r, const u32 *imm)
89{
90 return ((r[0] & imm[0]) != imm[1]) && ((r[1] & imm[2]) != imm[3]);
91}
92
93static u32 cond7(const u32 *r, const u32 *imm)
94{
95 return ((r[0] >> imm[0]) & imm[1]) != imm[2];
96}
97
98static u32 cond6(const u32 *r, const u32 *imm)
99{
100 return (r[0] & imm[0]) != imm[1];
101}
102
103static u32 cond9(const u32 *r, const u32 *imm)
104{
105 return ((r[0] & imm[0]) >> imm[1]) !=
106 (((r[0] & imm[2]) >> imm[3]) | ((r[1] & imm[4]) << imm[5]));
107}
108
109static u32 cond10(const u32 *r, const u32 *imm)
110{
111 return ((r[0] & imm[0]) >> imm[1]) != (r[0] & imm[2]);
112}
113
114static u32 cond4(const u32 *r, const u32 *imm)
115{
116 return (r[0] & ~imm[0]) != imm[1];
117}
118
119static u32 cond0(const u32 *r, const u32 *imm)
120{
121 return (r[0] & ~r[1]) != imm[0];
122}
123
124static u32 cond1(const u32 *r, const u32 *imm)
125{
126 return r[0] != imm[0];
127}
128
129static u32 cond11(const u32 *r, const u32 *imm)
130{
131 return r[0] != r[1] && r[2] == imm[0];
132}
133
134static u32 cond12(const u32 *r, const u32 *imm)
135{
136 return r[0] != r[1] && r[2] > imm[0];
137}
138
139static u32 cond3(const u32 *r, const u32 *imm)
140{
141 return r[0] != r[1];
142}
143
144static u32 cond13(const u32 *r, const u32 *imm)
145{
146 return r[0] & imm[0];
147}
148
149static u32 cond8(const u32 *r, const u32 *imm)
150{
151 return r[0] < (r[1] - imm[0]);
152}
153
154static u32 cond2(const u32 *r, const u32 *imm)
155{
156 return r[0] > imm[0];
157}
158
159/* Array of Idle Check conditions */
160static u32(*cond_arr[]) (const u32 *r, const u32 *imm) = {
161 cond0,
162 cond1,
163 cond2,
164 cond3,
165 cond4,
166 cond5,
167 cond6,
168 cond7,
169 cond8,
170 cond9,
171 cond10,
172 cond11,
173 cond12,
174 cond13,
175};
176
177#define NUM_PHYS_BLOCKS 84
178
179#define NUM_DBG_RESET_REGS 8
180
181/******************************* Data Types **********************************/
182
183enum hw_types {
184 HW_TYPE_ASIC,
185 PLATFORM_RESERVED,
186 PLATFORM_RESERVED2,
187 PLATFORM_RESERVED3,
188 PLATFORM_RESERVED4,
189 MAX_HW_TYPES
190};
191
192/* CM context types */
193enum cm_ctx_types {
194 CM_CTX_CONN_AG,
195 CM_CTX_CONN_ST,
196 CM_CTX_TASK_AG,
197 CM_CTX_TASK_ST,
198 NUM_CM_CTX_TYPES
199};
200
201/* Debug bus frame modes */
202enum dbg_bus_frame_modes {
203 DBG_BUS_FRAME_MODE_4ST = 0, /* 4 Storm dwords (no HW) */
204 DBG_BUS_FRAME_MODE_2ST_2HW = 1, /* 2 Storm dwords, 2 HW dwords */
205 DBG_BUS_FRAME_MODE_1ST_3HW = 2, /* 1 Storm dwords, 3 HW dwords */
206 DBG_BUS_FRAME_MODE_4HW = 3, /* 4 HW dwords (no Storms) */
207 DBG_BUS_FRAME_MODE_8HW = 4, /* 8 HW dwords (no Storms) */
208 DBG_BUS_NUM_FRAME_MODES
209};
210
211/* Chip constant definitions */
212struct chip_defs {
213 const char *name;
214 u32 num_ilt_pages;
215};
216
217/* HW type constant definitions */
218struct hw_type_defs {
219 const char *name;
220 u32 delay_factor;
221 u32 dmae_thresh;
222 u32 log_thresh;
223};
224
225/* RBC reset definitions */
226struct rbc_reset_defs {
227 u32 reset_reg_addr;
228 u32 reset_val[MAX_CHIP_IDS];
229};
230
231/* Storm constant definitions.
232 * Addresses are in bytes, sizes are in quad-regs.
233 */
234struct storm_defs {
235 char letter;
236 enum block_id sem_block_id;
237 enum dbg_bus_clients dbg_client_id[MAX_CHIP_IDS];
238 bool has_vfc;
239 u32 sem_fast_mem_addr;
240 u32 sem_frame_mode_addr;
241 u32 sem_slow_enable_addr;
242 u32 sem_slow_mode_addr;
243 u32 sem_slow_mode1_conf_addr;
244 u32 sem_sync_dbg_empty_addr;
245 u32 sem_gpre_vect_addr;
246 u32 cm_ctx_wr_addr;
247 u32 cm_ctx_rd_addr[NUM_CM_CTX_TYPES];
248 u32 cm_ctx_lid_sizes[MAX_CHIP_IDS][NUM_CM_CTX_TYPES];
249};
250
251/* Debug Bus Constraint operation constant definitions */
252struct dbg_bus_constraint_op_defs {
253 u8 hw_op_val;
254 bool is_cyclic;
255};
256
257/* Storm Mode definitions */
258struct storm_mode_defs {
259 const char *name;
260 bool is_fast_dbg;
261 u8 id_in_hw;
262 u32 src_disable_reg_addr;
263 u32 src_enable_val;
264 bool exists[MAX_CHIP_IDS];
265};
266
267struct grc_param_defs {
268 u32 default_val[MAX_CHIP_IDS];
269 u32 min;
270 u32 max;
271 bool is_preset;
272 bool is_persistent;
273 u32 exclude_all_preset_val;
274 u32 crash_preset_val[MAX_CHIP_IDS];
275};
276
277/* Address is in 128b units. Width is in bits. */
278struct rss_mem_defs {
279 const char *mem_name;
280 const char *type_name;
281 u32 addr;
282 u32 entry_width;
283 u32 num_entries[MAX_CHIP_IDS];
284};
285
286struct vfc_ram_defs {
287 const char *mem_name;
288 const char *type_name;
289 u32 base_row;
290 u32 num_rows;
291};
292
293struct big_ram_defs {
294 const char *instance_name;
295 enum mem_groups mem_group_id;
296 enum mem_groups ram_mem_group_id;
297 enum dbg_grc_params grc_param;
298 u32 addr_reg_addr;
299 u32 data_reg_addr;
300 u32 is_256b_reg_addr;
301 u32 is_256b_bit_offset[MAX_CHIP_IDS];
302 u32 ram_size[MAX_CHIP_IDS]; /* In dwords */
303};
304
305struct phy_defs {
306 const char *phy_name;
307
308 /* PHY base GRC address */
309 u32 base_addr;
310
311 /* Relative address of indirect TBUS address register (bits 0..7) */
312 u32 tbus_addr_lo_addr;
313
314 /* Relative address of indirect TBUS address register (bits 8..10) */
315 u32 tbus_addr_hi_addr;
316
317 /* Relative address of indirect TBUS data register (bits 0..7) */
318 u32 tbus_data_lo_addr;
319
320 /* Relative address of indirect TBUS data register (bits 8..11) */
321 u32 tbus_data_hi_addr;
322};
323
324/* Split type definitions */
325struct split_type_defs {
326 const char *name;
327};
328
329/******************************** Constants **********************************/
330
331#define BYTES_IN_DWORD sizeof(u32)
332/* In the macros below, size and offset are specified in bits */
333#define CEIL_DWORDS(size) DIV_ROUND_UP(size, 32)
334#define FIELD_BIT_OFFSET(type, field) type ## _ ## field ## _ ## OFFSET
335#define FIELD_BIT_SIZE(type, field) type ## _ ## field ## _ ## SIZE
336#define FIELD_DWORD_OFFSET(type, field) \
337 (int)(FIELD_BIT_OFFSET(type, field) / 32)
338#define FIELD_DWORD_SHIFT(type, field) (FIELD_BIT_OFFSET(type, field) % 32)
339#define FIELD_BIT_MASK(type, field) \
340 (((1 << FIELD_BIT_SIZE(type, field)) - 1) << \
341 FIELD_DWORD_SHIFT(type, field))
342
343#define SET_VAR_FIELD(var, type, field, val) \
344 do { \
345 var[FIELD_DWORD_OFFSET(type, field)] &= \
346 (~FIELD_BIT_MASK(type, field)); \
347 var[FIELD_DWORD_OFFSET(type, field)] |= \
348 (val) << FIELD_DWORD_SHIFT(type, field); \
349 } while (0)
350
351#define ARR_REG_WR(dev, ptt, addr, arr, arr_size) \
352 do { \
353 for (i = 0; i < (arr_size); i++) \
354 qed_wr(dev, ptt, addr, (arr)[i]); \
355 } while (0)
356
357#define DWORDS_TO_BYTES(dwords) ((dwords) * BYTES_IN_DWORD)
358#define BYTES_TO_DWORDS(bytes) ((bytes) / BYTES_IN_DWORD)
359
360/* extra lines include a signature line + optional latency events line */
361#define NUM_EXTRA_DBG_LINES(block) \
362 (GET_FIELD((block)->flags, DBG_BLOCK_CHIP_HAS_LATENCY_EVENTS) ? 2 : 1)
363#define NUM_DBG_LINES(block) \
364 ((block)->num_of_dbg_bus_lines + NUM_EXTRA_DBG_LINES(block))
365
366#define USE_DMAE true
367#define PROTECT_WIDE_BUS true
368
369#define RAM_LINES_TO_DWORDS(lines) ((lines) * 2)
370#define RAM_LINES_TO_BYTES(lines) \
371 DWORDS_TO_BYTES(RAM_LINES_TO_DWORDS(lines))
372
373#define REG_DUMP_LEN_SHIFT 24
374#define MEM_DUMP_ENTRY_SIZE_DWORDS \
375 BYTES_TO_DWORDS(sizeof(struct dbg_dump_mem))
376
377#define IDLE_CHK_RULE_SIZE_DWORDS \
378 BYTES_TO_DWORDS(sizeof(struct dbg_idle_chk_rule))
379
380#define IDLE_CHK_RESULT_HDR_DWORDS \
381 BYTES_TO_DWORDS(sizeof(struct dbg_idle_chk_result_hdr))
382
383#define IDLE_CHK_RESULT_REG_HDR_DWORDS \
384 BYTES_TO_DWORDS(sizeof(struct dbg_idle_chk_result_reg_hdr))
385
386#define PAGE_MEM_DESC_SIZE_DWORDS \
387 BYTES_TO_DWORDS(sizeof(struct phys_mem_desc))
388
389#define IDLE_CHK_MAX_ENTRIES_SIZE 32
390
391/* The sizes and offsets below are specified in bits */
392#define VFC_CAM_CMD_STRUCT_SIZE 64
393#define VFC_CAM_CMD_ROW_OFFSET 48
394#define VFC_CAM_CMD_ROW_SIZE 9
395#define VFC_CAM_ADDR_STRUCT_SIZE 16
396#define VFC_CAM_ADDR_OP_OFFSET 0
397#define VFC_CAM_ADDR_OP_SIZE 4
398#define VFC_CAM_RESP_STRUCT_SIZE 256
399#define VFC_RAM_ADDR_STRUCT_SIZE 16
400#define VFC_RAM_ADDR_OP_OFFSET 0
401#define VFC_RAM_ADDR_OP_SIZE 2
402#define VFC_RAM_ADDR_ROW_OFFSET 2
403#define VFC_RAM_ADDR_ROW_SIZE 10
404#define VFC_RAM_RESP_STRUCT_SIZE 256
405
406#define VFC_CAM_CMD_DWORDS CEIL_DWORDS(VFC_CAM_CMD_STRUCT_SIZE)
407#define VFC_CAM_ADDR_DWORDS CEIL_DWORDS(VFC_CAM_ADDR_STRUCT_SIZE)
408#define VFC_CAM_RESP_DWORDS CEIL_DWORDS(VFC_CAM_RESP_STRUCT_SIZE)
409#define VFC_RAM_CMD_DWORDS VFC_CAM_CMD_DWORDS
410#define VFC_RAM_ADDR_DWORDS CEIL_DWORDS(VFC_RAM_ADDR_STRUCT_SIZE)
411#define VFC_RAM_RESP_DWORDS CEIL_DWORDS(VFC_RAM_RESP_STRUCT_SIZE)
412
413#define NUM_VFC_RAM_TYPES 4
414
415#define VFC_CAM_NUM_ROWS 512
416
417#define VFC_OPCODE_CAM_RD 14
418#define VFC_OPCODE_RAM_RD 0
419
420#define NUM_RSS_MEM_TYPES 5
421
422#define NUM_BIG_RAM_TYPES 3
423#define BIG_RAM_NAME_LEN 3
424
425#define NUM_PHY_TBUS_ADDRESSES 2048
426#define PHY_DUMP_SIZE_DWORDS (NUM_PHY_TBUS_ADDRESSES / 2)
427
428#define RESET_REG_UNRESET_OFFSET 4
429
430#define STALL_DELAY_MS 500
431
432#define STATIC_DEBUG_LINE_DWORDS 9
433
434#define NUM_COMMON_GLOBAL_PARAMS 9
435
436#define MAX_RECURSION_DEPTH 10
437
438#define FW_IMG_MAIN 1
439
440#define REG_FIFO_ELEMENT_DWORDS 2
441#define REG_FIFO_DEPTH_ELEMENTS 32
442#define REG_FIFO_DEPTH_DWORDS \
443 (REG_FIFO_ELEMENT_DWORDS * REG_FIFO_DEPTH_ELEMENTS)
444
445#define IGU_FIFO_ELEMENT_DWORDS 4
446#define IGU_FIFO_DEPTH_ELEMENTS 64
447#define IGU_FIFO_DEPTH_DWORDS \
448 (IGU_FIFO_ELEMENT_DWORDS * IGU_FIFO_DEPTH_ELEMENTS)
449
450#define PROTECTION_OVERRIDE_ELEMENT_DWORDS 2
451#define PROTECTION_OVERRIDE_DEPTH_ELEMENTS 20
452#define PROTECTION_OVERRIDE_DEPTH_DWORDS \
453 (PROTECTION_OVERRIDE_DEPTH_ELEMENTS * \
454 PROTECTION_OVERRIDE_ELEMENT_DWORDS)
455
456#define MCP_SPAD_TRACE_OFFSIZE_ADDR \
457 (MCP_REG_SCRATCH + \
458 offsetof(struct static_init, sections[SPAD_SECTION_TRACE]))
459
460#define MAX_SW_PLTAFORM_STR_SIZE 64
461
462#define EMPTY_FW_VERSION_STR "???_???_???_???"
463#define EMPTY_FW_IMAGE_STR "???????????????"
464
465/***************************** Constant Arrays *******************************/
466
467/* Chip constant definitions array */
468static struct chip_defs s_chip_defs[MAX_CHIP_IDS] = {
469 {"bb", PSWRQ2_REG_ILT_MEMORY_SIZE_BB / 2},
470 {"ah", PSWRQ2_REG_ILT_MEMORY_SIZE_K2 / 2}
471};
472
473/* Storm constant definitions array */
474static struct storm_defs s_storm_defs[] = {
475 /* Tstorm */
476 {'T', BLOCK_TSEM,
477 {DBG_BUS_CLIENT_RBCT, DBG_BUS_CLIENT_RBCT},
478 true,
479 TSEM_REG_FAST_MEMORY,
480 TSEM_REG_DBG_FRAME_MODE_BB_K2, TSEM_REG_SLOW_DBG_ACTIVE_BB_K2,
481 TSEM_REG_SLOW_DBG_MODE_BB_K2, TSEM_REG_DBG_MODE1_CFG_BB_K2,
482 TSEM_REG_SYNC_DBG_EMPTY, TSEM_REG_DBG_GPRE_VECT,
483 TCM_REG_CTX_RBC_ACCS,
484 {TCM_REG_AGG_CON_CTX, TCM_REG_SM_CON_CTX, TCM_REG_AGG_TASK_CTX,
485 TCM_REG_SM_TASK_CTX},
486 {{4, 16, 2, 4}, {4, 16, 2, 4}} /* {bb} {k2} */
487 },
488
489 /* Mstorm */
490 {'M', BLOCK_MSEM,
491 {DBG_BUS_CLIENT_RBCT, DBG_BUS_CLIENT_RBCM},
492 false,
493 MSEM_REG_FAST_MEMORY,
494 MSEM_REG_DBG_FRAME_MODE_BB_K2,
495 MSEM_REG_SLOW_DBG_ACTIVE_BB_K2,
496 MSEM_REG_SLOW_DBG_MODE_BB_K2,
497 MSEM_REG_DBG_MODE1_CFG_BB_K2,
498 MSEM_REG_SYNC_DBG_EMPTY,
499 MSEM_REG_DBG_GPRE_VECT,
500 MCM_REG_CTX_RBC_ACCS,
501 {MCM_REG_AGG_CON_CTX, MCM_REG_SM_CON_CTX, MCM_REG_AGG_TASK_CTX,
502 MCM_REG_SM_TASK_CTX },
503 {{1, 10, 2, 7}, {1, 10, 2, 7}} /* {bb} {k2}*/
504 },
505
506 /* Ustorm */
507 {'U', BLOCK_USEM,
508 {DBG_BUS_CLIENT_RBCU, DBG_BUS_CLIENT_RBCU},
509 false,
510 USEM_REG_FAST_MEMORY,
511 USEM_REG_DBG_FRAME_MODE_BB_K2,
512 USEM_REG_SLOW_DBG_ACTIVE_BB_K2,
513 USEM_REG_SLOW_DBG_MODE_BB_K2,
514 USEM_REG_DBG_MODE1_CFG_BB_K2,
515 USEM_REG_SYNC_DBG_EMPTY,
516 USEM_REG_DBG_GPRE_VECT,
517 UCM_REG_CTX_RBC_ACCS,
518 {UCM_REG_AGG_CON_CTX, UCM_REG_SM_CON_CTX, UCM_REG_AGG_TASK_CTX,
519 UCM_REG_SM_TASK_CTX},
520 {{2, 13, 3, 3}, {2, 13, 3, 3}} /* {bb} {k2} */
521 },
522
523 /* Xstorm */
524 {'X', BLOCK_XSEM,
525 {DBG_BUS_CLIENT_RBCX, DBG_BUS_CLIENT_RBCX},
526 false,
527 XSEM_REG_FAST_MEMORY,
528 XSEM_REG_DBG_FRAME_MODE_BB_K2,
529 XSEM_REG_SLOW_DBG_ACTIVE_BB_K2,
530 XSEM_REG_SLOW_DBG_MODE_BB_K2,
531 XSEM_REG_DBG_MODE1_CFG_BB_K2,
532 XSEM_REG_SYNC_DBG_EMPTY,
533 XSEM_REG_DBG_GPRE_VECT,
534 XCM_REG_CTX_RBC_ACCS,
535 {XCM_REG_AGG_CON_CTX, XCM_REG_SM_CON_CTX, 0, 0},
536 {{9, 15, 0, 0}, {9, 15, 0, 0}} /* {bb} {k2} */
537 },
538
539 /* Ystorm */
540 {'Y', BLOCK_YSEM,
541 {DBG_BUS_CLIENT_RBCX, DBG_BUS_CLIENT_RBCY},
542 false,
543 YSEM_REG_FAST_MEMORY,
544 YSEM_REG_DBG_FRAME_MODE_BB_K2,
545 YSEM_REG_SLOW_DBG_ACTIVE_BB_K2,
546 YSEM_REG_SLOW_DBG_MODE_BB_K2,
547 YSEM_REG_DBG_MODE1_CFG_BB_K2,
548 YSEM_REG_SYNC_DBG_EMPTY,
549 YSEM_REG_DBG_GPRE_VECT,
550 YCM_REG_CTX_RBC_ACCS,
551 {YCM_REG_AGG_CON_CTX, YCM_REG_SM_CON_CTX, YCM_REG_AGG_TASK_CTX,
552 YCM_REG_SM_TASK_CTX},
553 {{2, 3, 2, 12}, {2, 3, 2, 12}} /* {bb} {k2} */
554 },
555
556 /* Pstorm */
557 {'P', BLOCK_PSEM,
558 {DBG_BUS_CLIENT_RBCS, DBG_BUS_CLIENT_RBCS},
559 true,
560 PSEM_REG_FAST_MEMORY,
561 PSEM_REG_DBG_FRAME_MODE_BB_K2,
562 PSEM_REG_SLOW_DBG_ACTIVE_BB_K2,
563 PSEM_REG_SLOW_DBG_MODE_BB_K2,
564 PSEM_REG_DBG_MODE1_CFG_BB_K2,
565 PSEM_REG_SYNC_DBG_EMPTY,
566 PSEM_REG_DBG_GPRE_VECT,
567 PCM_REG_CTX_RBC_ACCS,
568 {0, PCM_REG_SM_CON_CTX, 0, 0},
569 {{0, 10, 0, 0}, {0, 10, 0, 0}} /* {bb} {k2} */
570 },
571};
572
573static struct hw_type_defs s_hw_type_defs[] = {
574 /* HW_TYPE_ASIC */
575 {"asic", 1, 256, 32768},
576 {"reserved", 0, 0, 0},
577 {"reserved2", 0, 0, 0},
578 {"reserved3", 0, 0, 0}
579};
580
581static struct grc_param_defs s_grc_param_defs[] = {
582 /* DBG_GRC_PARAM_DUMP_TSTORM */
583 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
584
585 /* DBG_GRC_PARAM_DUMP_MSTORM */
586 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
587
588 /* DBG_GRC_PARAM_DUMP_USTORM */
589 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
590
591 /* DBG_GRC_PARAM_DUMP_XSTORM */
592 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
593
594 /* DBG_GRC_PARAM_DUMP_YSTORM */
595 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
596
597 /* DBG_GRC_PARAM_DUMP_PSTORM */
598 {{1, 1}, 0, 1, false, false, 1, {1, 1}},
599
600 /* DBG_GRC_PARAM_DUMP_REGS */
601 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
602
603 /* DBG_GRC_PARAM_DUMP_RAM */
604 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
605
606 /* DBG_GRC_PARAM_DUMP_PBUF */
607 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
608
609 /* DBG_GRC_PARAM_DUMP_IOR */
610 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
611
612 /* DBG_GRC_PARAM_DUMP_VFC */
613 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
614
615 /* DBG_GRC_PARAM_DUMP_CM_CTX */
616 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
617
618 /* DBG_GRC_PARAM_DUMP_ILT */
619 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
620
621 /* DBG_GRC_PARAM_DUMP_RSS */
622 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
623
624 /* DBG_GRC_PARAM_DUMP_CAU */
625 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
626
627 /* DBG_GRC_PARAM_DUMP_QM */
628 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
629
630 /* DBG_GRC_PARAM_DUMP_MCP */
631 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
632
633 /* DBG_GRC_PARAM_DUMP_DORQ */
634 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
635
636 /* DBG_GRC_PARAM_DUMP_CFC */
637 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
638
639 /* DBG_GRC_PARAM_DUMP_IGU */
640 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
641
642 /* DBG_GRC_PARAM_DUMP_BRB */
643 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
644
645 /* DBG_GRC_PARAM_DUMP_BTB */
646 {{0, 0}, 0, 1, false, false, 0, {1, 1}},
647
648 /* DBG_GRC_PARAM_DUMP_BMB */
649 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
650
651 /* DBG_GRC_PARAM_RESERVED1 */
652 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
653
654 /* DBG_GRC_PARAM_DUMP_MULD */
655 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
656
657 /* DBG_GRC_PARAM_DUMP_PRS */
658 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
659
660 /* DBG_GRC_PARAM_DUMP_DMAE */
661 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
662
663 /* DBG_GRC_PARAM_DUMP_TM */
664 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
665
666 /* DBG_GRC_PARAM_DUMP_SDM */
667 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
668
669 /* DBG_GRC_PARAM_DUMP_DIF */
670 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
671
672 /* DBG_GRC_PARAM_DUMP_STATIC */
673 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
674
675 /* DBG_GRC_PARAM_UNSTALL */
676 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
677
678 /* DBG_GRC_PARAM_RESERVED2 */
679 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
680
681 /* DBG_GRC_PARAM_MCP_TRACE_META_SIZE */
682 {{0, 0}, 1, 0xffffffff, false, true, 0, {0, 0}},
683
684 /* DBG_GRC_PARAM_EXCLUDE_ALL */
685 {{0, 0}, 0, 1, true, false, 0, {0, 0}},
686
687 /* DBG_GRC_PARAM_CRASH */
688 {{0, 0}, 0, 1, true, false, 0, {0, 0}},
689
690 /* DBG_GRC_PARAM_PARITY_SAFE */
691 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
692
693 /* DBG_GRC_PARAM_DUMP_CM */
694 {{1, 1}, 0, 1, false, false, 0, {1, 1}},
695
696 /* DBG_GRC_PARAM_DUMP_PHY */
697 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
698
699 /* DBG_GRC_PARAM_NO_MCP */
700 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
701
702 /* DBG_GRC_PARAM_NO_FW_VER */
703 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
704
705 /* DBG_GRC_PARAM_RESERVED3 */
706 {{0, 0}, 0, 1, false, false, 0, {0, 0}},
707
708 /* DBG_GRC_PARAM_DUMP_MCP_HW_DUMP */
709 {{0, 1}, 0, 1, false, false, 0, {0, 1}},
710
711 /* DBG_GRC_PARAM_DUMP_ILT_CDUC */
712 {{1, 1}, 0, 1, false, false, 0, {0, 0}},
713
714 /* DBG_GRC_PARAM_DUMP_ILT_CDUT */
715 {{1, 1}, 0, 1, false, false, 0, {0, 0}},
716
717 /* DBG_GRC_PARAM_DUMP_CAU_EXT */
718 {{0, 0}, 0, 1, false, false, 0, {1, 1}}
719};
720
721static struct rss_mem_defs s_rss_mem_defs[] = {
722 {"rss_mem_cid", "rss_cid", 0, 32,
723 {256, 320}},
724
725 {"rss_mem_key_msb", "rss_key", 1024, 256,
726 {128, 208}},
727
728 {"rss_mem_key_lsb", "rss_key", 2048, 64,
729 {128, 208}},
730
731 {"rss_mem_info", "rss_info", 3072, 16,
732 {128, 208}},
733
734 {"rss_mem_ind", "rss_ind", 4096, 16,
735 {16384, 26624}}
736};
737
738static struct vfc_ram_defs s_vfc_ram_defs[] = {
739 {"vfc_ram_tt1", "vfc_ram", 0, 512},
740 {"vfc_ram_mtt2", "vfc_ram", 512, 128},
741 {"vfc_ram_stt2", "vfc_ram", 640, 32},
742 {"vfc_ram_ro_vect", "vfc_ram", 672, 32}
743};
744
745static struct big_ram_defs s_big_ram_defs[] = {
746 {"BRB", MEM_GROUP_BRB_MEM, MEM_GROUP_BRB_RAM, DBG_GRC_PARAM_DUMP_BRB,
747 BRB_REG_BIG_RAM_ADDRESS, BRB_REG_BIG_RAM_DATA,
748 MISC_REG_BLOCK_256B_EN, {0, 0},
749 {153600, 180224}},
750
751 {"BTB", MEM_GROUP_BTB_MEM, MEM_GROUP_BTB_RAM, DBG_GRC_PARAM_DUMP_BTB,
752 BTB_REG_BIG_RAM_ADDRESS, BTB_REG_BIG_RAM_DATA,
753 MISC_REG_BLOCK_256B_EN, {0, 1},
754 {92160, 117760}},
755
756 {"BMB", MEM_GROUP_BMB_MEM, MEM_GROUP_BMB_RAM, DBG_GRC_PARAM_DUMP_BMB,
757 BMB_REG_BIG_RAM_ADDRESS, BMB_REG_BIG_RAM_DATA,
758 MISCS_REG_BLOCK_256B_EN, {0, 0},
759 {36864, 36864}}
760};
761
762static struct rbc_reset_defs s_rbc_reset_defs[] = {
763 {MISCS_REG_RESET_PL_HV,
764 {0x0, 0x400}},
765 {MISC_REG_RESET_PL_PDA_VMAIN_1,
766 {0x4404040, 0x4404040}},
767 {MISC_REG_RESET_PL_PDA_VMAIN_2,
768 {0x7, 0x7c00007}},
769 {MISC_REG_RESET_PL_PDA_VAUX,
770 {0x2, 0x2}},
771};
772
773static struct phy_defs s_phy_defs[] = {
774 {"nw_phy", NWS_REG_NWS_CMU_K2,
775 PHY_NW_IP_REG_PHY0_TOP_TBUS_ADDR_7_0_K2_E5,
776 PHY_NW_IP_REG_PHY0_TOP_TBUS_ADDR_15_8_K2_E5,
777 PHY_NW_IP_REG_PHY0_TOP_TBUS_DATA_7_0_K2_E5,
778 PHY_NW_IP_REG_PHY0_TOP_TBUS_DATA_11_8_K2_E5},
779 {"sgmii_phy", MS_REG_MS_CMU_K2_E5,
780 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X132_K2_E5,
781 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X133_K2_E5,
782 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X130_K2_E5,
783 PHY_SGMII_IP_REG_AHB_CMU_CSR_0_X131_K2_E5},
784 {"pcie_phy0", PHY_PCIE_REG_PHY0_K2_E5,
785 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X132_K2_E5,
786 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X133_K2_E5,
787 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X130_K2_E5,
788 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X131_K2_E5},
789 {"pcie_phy1", PHY_PCIE_REG_PHY1_K2_E5,
790 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X132_K2_E5,
791 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X133_K2_E5,
792 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X130_K2_E5,
793 PHY_PCIE_IP_REG_AHB_CMU_CSR_0_X131_K2_E5},
794};
795
796static struct split_type_defs s_split_type_defs[] = {
797 /* SPLIT_TYPE_NONE */
798 {"eng"},
799
800 /* SPLIT_TYPE_PORT */
801 {"port"},
802
803 /* SPLIT_TYPE_PF */
804 {"pf"},
805
806 /* SPLIT_TYPE_PORT_PF */
807 {"port"},
808
809 /* SPLIT_TYPE_VF */
810 {"vf"}
811};
812
813/**************************** Private Functions ******************************/
814
815/* Reads and returns a single dword from the specified unaligned buffer */
816static u32 qed_read_unaligned_dword(u8 *buf)
817{
818 u32 dword;
819
820 memcpy((u8 *)&dword, buf, sizeof(dword));
821 return dword;
822}
823
824/* Sets the value of the specified GRC param */
825static void qed_grc_set_param(struct qed_hwfn *p_hwfn,
826 enum dbg_grc_params grc_param, u32 val)
827{
828 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
829
830 dev_data->grc.param_val[grc_param] = val;
831}
832
833/* Returns the value of the specified GRC param */
834static u32 qed_grc_get_param(struct qed_hwfn *p_hwfn,
835 enum dbg_grc_params grc_param)
836{
837 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
838
839 return dev_data->grc.param_val[grc_param];
840}
841
842/* Initializes the GRC parameters */
843static void qed_dbg_grc_init_params(struct qed_hwfn *p_hwfn)
844{
845 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
846
847 if (!dev_data->grc.params_initialized) {
848 qed_dbg_grc_set_params_default(p_hwfn);
849 dev_data->grc.params_initialized = 1;
850 }
851}
852
853/* Sets pointer and size for the specified binary buffer type */
854static void qed_set_dbg_bin_buf(struct qed_hwfn *p_hwfn,
855 enum bin_dbg_buffer_type buf_type,
856 const u32 *ptr, u32 size)
857{
858 struct virt_mem_desc *buf = &p_hwfn->dbg_arrays[buf_type];
859
860 buf->ptr = (void *)ptr;
861 buf->size = size;
862}
863
864/* Initializes debug data for the specified device */
865static enum dbg_status qed_dbg_dev_init(struct qed_hwfn *p_hwfn)
866{
867 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
868 u8 num_pfs = 0, max_pfs_per_port = 0;
869
870 if (dev_data->initialized)
871 return DBG_STATUS_OK;
872
873 /* Set chip */
874 if (QED_IS_K2(p_hwfn->cdev)) {
875 dev_data->chip_id = CHIP_K2;
876 dev_data->mode_enable[MODE_K2] = 1;
877 dev_data->num_vfs = MAX_NUM_VFS_K2;
878 num_pfs = MAX_NUM_PFS_K2;
879 max_pfs_per_port = MAX_NUM_PFS_K2 / 2;
880 } else if (QED_IS_BB_B0(p_hwfn->cdev)) {
881 dev_data->chip_id = CHIP_BB;
882 dev_data->mode_enable[MODE_BB] = 1;
883 dev_data->num_vfs = MAX_NUM_VFS_BB;
884 num_pfs = MAX_NUM_PFS_BB;
885 max_pfs_per_port = MAX_NUM_PFS_BB;
886 } else {
887 return DBG_STATUS_UNKNOWN_CHIP;
888 }
889
890 /* Set HW type */
891 dev_data->hw_type = HW_TYPE_ASIC;
892 dev_data->mode_enable[MODE_ASIC] = 1;
893
894 /* Set port mode */
895 switch (p_hwfn->cdev->num_ports_in_engine) {
896 case 1:
897 dev_data->mode_enable[MODE_PORTS_PER_ENG_1] = 1;
898 break;
899 case 2:
900 dev_data->mode_enable[MODE_PORTS_PER_ENG_2] = 1;
901 break;
902 case 4:
903 dev_data->mode_enable[MODE_PORTS_PER_ENG_4] = 1;
904 break;
905 }
906
907 /* Set 100G mode */
908 if (QED_IS_CMT(p_hwfn->cdev))
909 dev_data->mode_enable[MODE_100G] = 1;
910
911 /* Set number of ports */
912 if (dev_data->mode_enable[MODE_PORTS_PER_ENG_1] ||
913 dev_data->mode_enable[MODE_100G])
914 dev_data->num_ports = 1;
915 else if (dev_data->mode_enable[MODE_PORTS_PER_ENG_2])
916 dev_data->num_ports = 2;
917 else if (dev_data->mode_enable[MODE_PORTS_PER_ENG_4])
918 dev_data->num_ports = 4;
919
920 /* Set number of PFs per port */
921 dev_data->num_pfs_per_port = min_t(u32,
922 num_pfs / dev_data->num_ports,
923 max_pfs_per_port);
924
925 /* Initializes the GRC parameters */
926 qed_dbg_grc_init_params(p_hwfn);
927
928 dev_data->use_dmae = true;
929 dev_data->initialized = 1;
930
931 return DBG_STATUS_OK;
932}
933
934static const struct dbg_block *get_dbg_block(struct qed_hwfn *p_hwfn,
935 enum block_id block_id)
936{
937 const struct dbg_block *dbg_block;
938
939 dbg_block = p_hwfn->dbg_arrays[BIN_BUF_DBG_BLOCKS].ptr;
940 return dbg_block + block_id;
941}
942
943static const struct dbg_block_chip *qed_get_dbg_block_per_chip(struct qed_hwfn
944 *p_hwfn,
945 enum block_id
946 block_id)
947{
948 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
949
950 return (const struct dbg_block_chip *)
951 p_hwfn->dbg_arrays[BIN_BUF_DBG_BLOCKS_CHIP_DATA].ptr +
952 block_id * MAX_CHIP_IDS + dev_data->chip_id;
953}
954
955static const struct dbg_reset_reg *qed_get_dbg_reset_reg(struct qed_hwfn
956 *p_hwfn,
957 u8 reset_reg_id)
958{
959 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
960
961 return (const struct dbg_reset_reg *)
962 p_hwfn->dbg_arrays[BIN_BUF_DBG_RESET_REGS].ptr +
963 reset_reg_id * MAX_CHIP_IDS + dev_data->chip_id;
964}
965
966/* Reads the FW info structure for the specified Storm from the chip,
967 * and writes it to the specified fw_info pointer.
968 */
969static void qed_read_storm_fw_info(struct qed_hwfn *p_hwfn,
970 struct qed_ptt *p_ptt,
971 u8 storm_id, struct fw_info *fw_info)
972{
973 struct storm_defs *storm = &s_storm_defs[storm_id];
974 struct fw_info_location fw_info_location;
975 u32 addr, i, size, *dest;
976
977 memset(&fw_info_location, 0, sizeof(fw_info_location));
978 memset(fw_info, 0, sizeof(*fw_info));
979
980 /* Read first the address that points to fw_info location.
981 * The address is located in the last line of the Storm RAM.
982 */
983 addr = storm->sem_fast_mem_addr + SEM_FAST_REG_INT_RAM +
984 DWORDS_TO_BYTES(SEM_FAST_REG_INT_RAM_SIZE) -
985 sizeof(fw_info_location);
986
987 dest = (u32 *)&fw_info_location;
988 size = BYTES_TO_DWORDS(sizeof(fw_info_location));
989
990 for (i = 0; i < size; i++, addr += BYTES_IN_DWORD)
991 dest[i] = qed_rd(p_hwfn, p_ptt, addr);
992
993 /* qed_rq() fetches data in CPU byteorder. Swap it back to
994 * the device's to get right structure layout.
995 */
996 cpu_to_le32_array(dest, size);
997
998 /* Read FW version info from Storm RAM */
999 size = le32_to_cpu(fw_info_location.size);
1000 if (!size || size > sizeof(*fw_info))
1001 return;
1002
1003 addr = le32_to_cpu(fw_info_location.grc_addr);
1004 dest = (u32 *)fw_info;
1005 size = BYTES_TO_DWORDS(size);
1006
1007 for (i = 0; i < size; i++, addr += BYTES_IN_DWORD)
1008 dest[i] = qed_rd(p_hwfn, p_ptt, addr);
1009
1010 cpu_to_le32_array(dest, size);
1011}
1012
1013/* Dumps the specified string to the specified buffer.
1014 * Returns the dumped size in bytes.
1015 */
1016static u32 qed_dump_str(char *dump_buf, bool dump, const char *str)
1017{
1018 if (dump)
1019 strcpy(dump_buf, str);
1020
1021 return (u32)strlen(str) + 1;
1022}
1023
1024/* Dumps zeros to align the specified buffer to dwords.
1025 * Returns the dumped size in bytes.
1026 */
1027static u32 qed_dump_align(char *dump_buf, bool dump, u32 byte_offset)
1028{
1029 u8 offset_in_dword, align_size;
1030
1031 offset_in_dword = (u8)(byte_offset & 0x3);
1032 align_size = offset_in_dword ? BYTES_IN_DWORD - offset_in_dword : 0;
1033
1034 if (dump && align_size)
1035 memset(dump_buf, 0, align_size);
1036
1037 return align_size;
1038}
1039
1040/* Writes the specified string param to the specified buffer.
1041 * Returns the dumped size in dwords.
1042 */
1043static u32 qed_dump_str_param(u32 *dump_buf,
1044 bool dump,
1045 const char *param_name, const char *param_val)
1046{
1047 char *char_buf = (char *)dump_buf;
1048 u32 offset = 0;
1049
1050 /* Dump param name */
1051 offset += qed_dump_str(char_buf + offset, dump, param_name);
1052
1053 /* Indicate a string param value */
1054 if (dump)
1055 *(char_buf + offset) = 1;
1056 offset++;
1057
1058 /* Dump param value */
1059 offset += qed_dump_str(char_buf + offset, dump, param_val);
1060
1061 /* Align buffer to next dword */
1062 offset += qed_dump_align(char_buf + offset, dump, offset);
1063
1064 return BYTES_TO_DWORDS(offset);
1065}
1066
1067/* Writes the specified numeric param to the specified buffer.
1068 * Returns the dumped size in dwords.
1069 */
1070static u32 qed_dump_num_param(u32 *dump_buf,
1071 bool dump, const char *param_name, u32 param_val)
1072{
1073 char *char_buf = (char *)dump_buf;
1074 u32 offset = 0;
1075
1076 /* Dump param name */
1077 offset += qed_dump_str(char_buf + offset, dump, param_name);
1078
1079 /* Indicate a numeric param value */
1080 if (dump)
1081 *(char_buf + offset) = 0;
1082 offset++;
1083
1084 /* Align buffer to next dword */
1085 offset += qed_dump_align(char_buf + offset, dump, offset);
1086
1087 /* Dump param value (and change offset from bytes to dwords) */
1088 offset = BYTES_TO_DWORDS(offset);
1089 if (dump)
1090 *(dump_buf + offset) = param_val;
1091 offset++;
1092
1093 return offset;
1094}
1095
1096/* Reads the FW version and writes it as a param to the specified buffer.
1097 * Returns the dumped size in dwords.
1098 */
1099static u32 qed_dump_fw_ver_param(struct qed_hwfn *p_hwfn,
1100 struct qed_ptt *p_ptt,
1101 u32 *dump_buf, bool dump)
1102{
1103 char fw_ver_str[16] = EMPTY_FW_VERSION_STR;
1104 char fw_img_str[16] = EMPTY_FW_IMAGE_STR;
1105 struct fw_info fw_info = { {0}, {0} };
1106 u32 offset = 0;
1107
1108 if (dump && !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_FW_VER)) {
1109 /* Read FW info from chip */
1110 qed_read_fw_info(p_hwfn, p_ptt, &fw_info);
1111
1112 /* Create FW version/image strings */
1113 if (snprintf(fw_ver_str, sizeof(fw_ver_str),
1114 "%d_%d_%d_%d", fw_info.ver.num.major,
1115 fw_info.ver.num.minor, fw_info.ver.num.rev,
1116 fw_info.ver.num.eng) < 0)
1117 DP_NOTICE(p_hwfn,
1118 "Unexpected debug error: invalid FW version string\n");
1119 switch (fw_info.ver.image_id) {
1120 case FW_IMG_MAIN:
1121 strcpy(fw_img_str, "main");
1122 break;
1123 default:
1124 strcpy(fw_img_str, "unknown");
1125 break;
1126 }
1127 }
1128
1129 /* Dump FW version, image and timestamp */
1130 offset += qed_dump_str_param(dump_buf + offset,
1131 dump, "fw-version", fw_ver_str);
1132 offset += qed_dump_str_param(dump_buf + offset,
1133 dump, "fw-image", fw_img_str);
1134 offset += qed_dump_num_param(dump_buf + offset, dump, "fw-timestamp",
1135 le32_to_cpu(fw_info.ver.timestamp));
1136
1137 return offset;
1138}
1139
1140/* Reads the MFW version and writes it as a param to the specified buffer.
1141 * Returns the dumped size in dwords.
1142 */
1143static u32 qed_dump_mfw_ver_param(struct qed_hwfn *p_hwfn,
1144 struct qed_ptt *p_ptt,
1145 u32 *dump_buf, bool dump)
1146{
1147 char mfw_ver_str[16] = EMPTY_FW_VERSION_STR;
1148
1149 if (dump &&
1150 !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_FW_VER)) {
1151 u32 global_section_offsize, global_section_addr, mfw_ver;
1152 u32 public_data_addr, global_section_offsize_addr;
1153
1154 /* Find MCP public data GRC address. Needs to be ORed with
1155 * MCP_REG_SCRATCH due to a HW bug.
1156 */
1157 public_data_addr = qed_rd(p_hwfn,
1158 p_ptt,
1159 MISC_REG_SHARED_MEM_ADDR) |
1160 MCP_REG_SCRATCH;
1161
1162 /* Find MCP public global section offset */
1163 global_section_offsize_addr = public_data_addr +
1164 offsetof(struct mcp_public_data,
1165 sections) +
1166 sizeof(offsize_t) * PUBLIC_GLOBAL;
1167 global_section_offsize = qed_rd(p_hwfn, p_ptt,
1168 global_section_offsize_addr);
1169 global_section_addr =
1170 MCP_REG_SCRATCH +
1171 (global_section_offsize & OFFSIZE_OFFSET_MASK) * 4;
1172
1173 /* Read MFW version from MCP public global section */
1174 mfw_ver = qed_rd(p_hwfn, p_ptt,
1175 global_section_addr +
1176 offsetof(struct public_global, mfw_ver));
1177
1178 /* Dump MFW version param */
1179 if (snprintf(mfw_ver_str, sizeof(mfw_ver_str), "%d_%d_%d_%d",
1180 (u8)(mfw_ver >> 24), (u8)(mfw_ver >> 16),
1181 (u8)(mfw_ver >> 8), (u8)mfw_ver) < 0)
1182 DP_NOTICE(p_hwfn,
1183 "Unexpected debug error: invalid MFW version string\n");
1184 }
1185
1186 return qed_dump_str_param(dump_buf, dump, "mfw-version", mfw_ver_str);
1187}
1188
1189/* Reads the chip revision from the chip and writes it as a param to the
1190 * specified buffer. Returns the dumped size in dwords.
1191 */
1192static u32 qed_dump_chip_revision_param(struct qed_hwfn *p_hwfn,
1193 struct qed_ptt *p_ptt,
1194 u32 *dump_buf, bool dump)
1195{
1196 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1197 char param_str[3] = "??";
1198
1199 if (dev_data->hw_type == HW_TYPE_ASIC) {
1200 u32 chip_rev, chip_metal;
1201
1202 chip_rev = qed_rd(p_hwfn, p_ptt, MISCS_REG_CHIP_REV);
1203 chip_metal = qed_rd(p_hwfn, p_ptt, MISCS_REG_CHIP_METAL);
1204
1205 param_str[0] = 'a' + (u8)chip_rev;
1206 param_str[1] = '0' + (u8)chip_metal;
1207 }
1208
1209 return qed_dump_str_param(dump_buf, dump, "chip-revision", param_str);
1210}
1211
1212/* Writes a section header to the specified buffer.
1213 * Returns the dumped size in dwords.
1214 */
1215static u32 qed_dump_section_hdr(u32 *dump_buf,
1216 bool dump, const char *name, u32 num_params)
1217{
1218 return qed_dump_num_param(dump_buf, dump, name, num_params);
1219}
1220
1221/* Writes the common global params to the specified buffer.
1222 * Returns the dumped size in dwords.
1223 */
1224static u32 qed_dump_common_global_params(struct qed_hwfn *p_hwfn,
1225 struct qed_ptt *p_ptt,
1226 u32 *dump_buf,
1227 bool dump,
1228 u8 num_specific_global_params)
1229{
1230 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1231 u32 offset = 0;
1232 u8 num_params;
1233
1234 /* Dump global params section header */
1235 num_params = NUM_COMMON_GLOBAL_PARAMS + num_specific_global_params +
1236 (dev_data->chip_id == CHIP_BB ? 1 : 0);
1237 offset += qed_dump_section_hdr(dump_buf + offset,
1238 dump, "global_params", num_params);
1239
1240 /* Store params */
1241 offset += qed_dump_fw_ver_param(p_hwfn, p_ptt, dump_buf + offset, dump);
1242 offset += qed_dump_mfw_ver_param(p_hwfn,
1243 p_ptt, dump_buf + offset, dump);
1244 offset += qed_dump_chip_revision_param(p_hwfn,
1245 p_ptt, dump_buf + offset, dump);
1246 offset += qed_dump_num_param(dump_buf + offset,
1247 dump, "tools-version", TOOLS_VERSION);
1248 offset += qed_dump_str_param(dump_buf + offset,
1249 dump,
1250 "chip",
1251 s_chip_defs[dev_data->chip_id].name);
1252 offset += qed_dump_str_param(dump_buf + offset,
1253 dump,
1254 "platform",
1255 s_hw_type_defs[dev_data->hw_type].name);
1256 offset += qed_dump_num_param(dump_buf + offset,
1257 dump, "pci-func", p_hwfn->abs_pf_id);
1258 if (dev_data->chip_id == CHIP_BB)
1259 offset += qed_dump_num_param(dump_buf + offset,
1260 dump, "path", QED_PATH_ID(p_hwfn));
1261
1262 return offset;
1263}
1264
1265/* Writes the "last" section (including CRC) to the specified buffer at the
1266 * given offset. Returns the dumped size in dwords.
1267 */
1268static u32 qed_dump_last_section(u32 *dump_buf, u32 offset, bool dump)
1269{
1270 u32 start_offset = offset;
1271
1272 /* Dump CRC section header */
1273 offset += qed_dump_section_hdr(dump_buf + offset, dump, "last", 0);
1274
1275 /* Calculate CRC32 and add it to the dword after the "last" section */
1276 if (dump)
1277 *(dump_buf + offset) = ~crc32(0xffffffff,
1278 (u8 *)dump_buf,
1279 DWORDS_TO_BYTES(offset));
1280
1281 offset++;
1282
1283 return offset - start_offset;
1284}
1285
1286/* Update blocks reset state */
1287static void qed_update_blocks_reset_state(struct qed_hwfn *p_hwfn,
1288 struct qed_ptt *p_ptt)
1289{
1290 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1291 u32 reg_val[NUM_DBG_RESET_REGS] = { 0 };
1292 u8 rst_reg_id;
1293 u32 blk_id;
1294
1295 /* Read reset registers */
1296 for (rst_reg_id = 0; rst_reg_id < NUM_DBG_RESET_REGS; rst_reg_id++) {
1297 const struct dbg_reset_reg *rst_reg;
1298 bool rst_reg_removed;
1299 u32 rst_reg_addr;
1300
1301 rst_reg = qed_get_dbg_reset_reg(p_hwfn, rst_reg_id);
1302 rst_reg_removed = GET_FIELD(rst_reg->data,
1303 DBG_RESET_REG_IS_REMOVED);
1304 rst_reg_addr = DWORDS_TO_BYTES(GET_FIELD(rst_reg->data,
1305 DBG_RESET_REG_ADDR));
1306
1307 if (!rst_reg_removed)
1308 reg_val[rst_reg_id] = qed_rd(p_hwfn, p_ptt,
1309 rst_reg_addr);
1310 }
1311
1312 /* Check if blocks are in reset */
1313 for (blk_id = 0; blk_id < NUM_PHYS_BLOCKS; blk_id++) {
1314 const struct dbg_block_chip *blk;
1315 bool has_rst_reg;
1316 bool is_removed;
1317
1318 blk = qed_get_dbg_block_per_chip(p_hwfn, (enum block_id)blk_id);
1319 is_removed = GET_FIELD(blk->flags, DBG_BLOCK_CHIP_IS_REMOVED);
1320 has_rst_reg = GET_FIELD(blk->flags,
1321 DBG_BLOCK_CHIP_HAS_RESET_REG);
1322
1323 if (!is_removed && has_rst_reg)
1324 dev_data->block_in_reset[blk_id] =
1325 !(reg_val[blk->reset_reg_id] &
1326 BIT(blk->reset_reg_bit_offset));
1327 }
1328}
1329
1330/* is_mode_match recursive function */
1331static bool qed_is_mode_match_rec(struct qed_hwfn *p_hwfn,
1332 u16 *modes_buf_offset, u8 rec_depth)
1333{
1334 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1335 u8 *dbg_array;
1336 bool arg1, arg2;
1337 u8 tree_val;
1338
1339 if (rec_depth > MAX_RECURSION_DEPTH) {
1340 DP_NOTICE(p_hwfn,
1341 "Unexpected error: is_mode_match_rec exceeded the max recursion depth. This is probably due to a corrupt init/debug buffer.\n");
1342 return false;
1343 }
1344
1345 /* Get next element from modes tree buffer */
1346 dbg_array = p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr;
1347 tree_val = dbg_array[(*modes_buf_offset)++];
1348
1349 switch (tree_val) {
1350 case INIT_MODE_OP_NOT:
1351 return !qed_is_mode_match_rec(p_hwfn,
1352 modes_buf_offset, rec_depth + 1);
1353 case INIT_MODE_OP_OR:
1354 case INIT_MODE_OP_AND:
1355 arg1 = qed_is_mode_match_rec(p_hwfn,
1356 modes_buf_offset, rec_depth + 1);
1357 arg2 = qed_is_mode_match_rec(p_hwfn,
1358 modes_buf_offset, rec_depth + 1);
1359 return (tree_val == INIT_MODE_OP_OR) ? (arg1 ||
1360 arg2) : (arg1 && arg2);
1361 default:
1362 return dev_data->mode_enable[tree_val - MAX_INIT_MODE_OPS] > 0;
1363 }
1364}
1365
1366/* Returns true if the mode (specified using modes_buf_offset) is enabled */
1367static bool qed_is_mode_match(struct qed_hwfn *p_hwfn, u16 *modes_buf_offset)
1368{
1369 return qed_is_mode_match_rec(p_hwfn, modes_buf_offset, 0);
1370}
1371
1372/* Enable / disable the Debug block */
1373static void qed_bus_enable_dbg_block(struct qed_hwfn *p_hwfn,
1374 struct qed_ptt *p_ptt, bool enable)
1375{
1376 qed_wr(p_hwfn, p_ptt, DBG_REG_DBG_BLOCK_ON, enable ? 1 : 0);
1377}
1378
1379/* Resets the Debug block */
1380static void qed_bus_reset_dbg_block(struct qed_hwfn *p_hwfn,
1381 struct qed_ptt *p_ptt)
1382{
1383 u32 reset_reg_addr, old_reset_reg_val, new_reset_reg_val;
1384 const struct dbg_reset_reg *reset_reg;
1385 const struct dbg_block_chip *block;
1386
1387 block = qed_get_dbg_block_per_chip(p_hwfn, BLOCK_DBG);
1388 reset_reg = qed_get_dbg_reset_reg(p_hwfn, block->reset_reg_id);
1389 reset_reg_addr =
1390 DWORDS_TO_BYTES(GET_FIELD(reset_reg->data, DBG_RESET_REG_ADDR));
1391
1392 old_reset_reg_val = qed_rd(p_hwfn, p_ptt, reset_reg_addr);
1393 new_reset_reg_val =
1394 old_reset_reg_val & ~BIT(block->reset_reg_bit_offset);
1395
1396 qed_wr(p_hwfn, p_ptt, reset_reg_addr, new_reset_reg_val);
1397 qed_wr(p_hwfn, p_ptt, reset_reg_addr, old_reset_reg_val);
1398}
1399
1400/* Enable / disable Debug Bus clients according to the specified mask
1401 * (1 = enable, 0 = disable).
1402 */
1403static void qed_bus_enable_clients(struct qed_hwfn *p_hwfn,
1404 struct qed_ptt *p_ptt, u32 client_mask)
1405{
1406 qed_wr(p_hwfn, p_ptt, DBG_REG_CLIENT_ENABLE, client_mask);
1407}
1408
1409static void qed_bus_config_dbg_line(struct qed_hwfn *p_hwfn,
1410 struct qed_ptt *p_ptt,
1411 enum block_id block_id,
1412 u8 line_id,
1413 u8 enable_mask,
1414 u8 right_shift,
1415 u8 force_valid_mask, u8 force_frame_mask)
1416{
1417 const struct dbg_block_chip *block =
1418 qed_get_dbg_block_per_chip(p_hwfn, block_id);
1419
1420 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_select_reg_addr),
1421 line_id);
1422 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_dword_enable_reg_addr),
1423 enable_mask);
1424 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_shift_reg_addr),
1425 right_shift);
1426 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_force_valid_reg_addr),
1427 force_valid_mask);
1428 qed_wr(p_hwfn, p_ptt, DWORDS_TO_BYTES(block->dbg_force_frame_reg_addr),
1429 force_frame_mask);
1430}
1431
1432/* Disable debug bus in all blocks */
1433static void qed_bus_disable_blocks(struct qed_hwfn *p_hwfn,
1434 struct qed_ptt *p_ptt)
1435{
1436 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1437 u32 block_id;
1438
1439 /* Disable all blocks */
1440 for (block_id = 0; block_id < MAX_BLOCK_ID; block_id++) {
1441 const struct dbg_block_chip *block_per_chip =
1442 qed_get_dbg_block_per_chip(p_hwfn,
1443 (enum block_id)block_id);
1444
1445 if (GET_FIELD(block_per_chip->flags,
1446 DBG_BLOCK_CHIP_IS_REMOVED) ||
1447 dev_data->block_in_reset[block_id])
1448 continue;
1449
1450 /* Disable debug bus */
1451 if (GET_FIELD(block_per_chip->flags,
1452 DBG_BLOCK_CHIP_HAS_DBG_BUS)) {
1453 u32 dbg_en_addr =
1454 block_per_chip->dbg_dword_enable_reg_addr;
1455 u16 modes_buf_offset =
1456 GET_FIELD(block_per_chip->dbg_bus_mode.data,
1457 DBG_MODE_HDR_MODES_BUF_OFFSET);
1458 bool eval_mode =
1459 GET_FIELD(block_per_chip->dbg_bus_mode.data,
1460 DBG_MODE_HDR_EVAL_MODE) > 0;
1461
1462 if (!eval_mode ||
1463 qed_is_mode_match(p_hwfn, &modes_buf_offset))
1464 qed_wr(p_hwfn, p_ptt,
1465 DWORDS_TO_BYTES(dbg_en_addr),
1466 0);
1467 }
1468 }
1469}
1470
1471/* Returns true if the specified entity (indicated by GRC param) should be
1472 * included in the dump, false otherwise.
1473 */
1474static bool qed_grc_is_included(struct qed_hwfn *p_hwfn,
1475 enum dbg_grc_params grc_param)
1476{
1477 return qed_grc_get_param(p_hwfn, grc_param) > 0;
1478}
1479
1480/* Returns the storm_id that matches the specified Storm letter,
1481 * or MAX_DBG_STORMS if invalid storm letter.
1482 */
1483static enum dbg_storms qed_get_id_from_letter(char storm_letter)
1484{
1485 u8 storm_id;
1486
1487 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++)
1488 if (s_storm_defs[storm_id].letter == storm_letter)
1489 return (enum dbg_storms)storm_id;
1490
1491 return MAX_DBG_STORMS;
1492}
1493
1494/* Returns true of the specified Storm should be included in the dump, false
1495 * otherwise.
1496 */
1497static bool qed_grc_is_storm_included(struct qed_hwfn *p_hwfn,
1498 enum dbg_storms storm)
1499{
1500 return qed_grc_get_param(p_hwfn, (enum dbg_grc_params)storm) > 0;
1501}
1502
1503/* Returns true if the specified memory should be included in the dump, false
1504 * otherwise.
1505 */
1506static bool qed_grc_is_mem_included(struct qed_hwfn *p_hwfn,
1507 enum block_id block_id, u8 mem_group_id)
1508{
1509 const struct dbg_block *block;
1510 u8 i;
1511
1512 block = get_dbg_block(p_hwfn, block_id);
1513
1514 /* If the block is associated with a Storm, check Storm match */
1515 if (block->associated_storm_letter) {
1516 enum dbg_storms associated_storm_id =
1517 qed_get_id_from_letter(block->associated_storm_letter);
1518
1519 if (associated_storm_id == MAX_DBG_STORMS ||
1520 !qed_grc_is_storm_included(p_hwfn, associated_storm_id))
1521 return false;
1522 }
1523
1524 for (i = 0; i < NUM_BIG_RAM_TYPES; i++) {
1525 struct big_ram_defs *big_ram = &s_big_ram_defs[i];
1526
1527 if (mem_group_id == big_ram->mem_group_id ||
1528 mem_group_id == big_ram->ram_mem_group_id)
1529 return qed_grc_is_included(p_hwfn, big_ram->grc_param);
1530 }
1531
1532 switch (mem_group_id) {
1533 case MEM_GROUP_PXP_ILT:
1534 case MEM_GROUP_PXP_MEM:
1535 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_PXP);
1536 case MEM_GROUP_RAM:
1537 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_RAM);
1538 case MEM_GROUP_PBUF:
1539 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_PBUF);
1540 case MEM_GROUP_CAU_MEM:
1541 case MEM_GROUP_CAU_SB:
1542 case MEM_GROUP_CAU_PI:
1543 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CAU);
1544 case MEM_GROUP_CAU_MEM_EXT:
1545 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CAU_EXT);
1546 case MEM_GROUP_QM_MEM:
1547 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_QM);
1548 case MEM_GROUP_CFC_MEM:
1549 case MEM_GROUP_CONN_CFC_MEM:
1550 case MEM_GROUP_TASK_CFC_MEM:
1551 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CFC) ||
1552 qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CM_CTX);
1553 case MEM_GROUP_DORQ_MEM:
1554 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_DORQ);
1555 case MEM_GROUP_IGU_MEM:
1556 case MEM_GROUP_IGU_MSIX:
1557 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_IGU);
1558 case MEM_GROUP_MULD_MEM:
1559 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_MULD);
1560 case MEM_GROUP_PRS_MEM:
1561 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_PRS);
1562 case MEM_GROUP_DMAE_MEM:
1563 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_DMAE);
1564 case MEM_GROUP_TM_MEM:
1565 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_TM);
1566 case MEM_GROUP_SDM_MEM:
1567 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_SDM);
1568 case MEM_GROUP_TDIF_CTX:
1569 case MEM_GROUP_RDIF_CTX:
1570 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_DIF);
1571 case MEM_GROUP_CM_MEM:
1572 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CM);
1573 case MEM_GROUP_IOR:
1574 return qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_IOR);
1575 default:
1576 return true;
1577 }
1578}
1579
1580/* Stalls all Storms */
1581static void qed_grc_stall_storms(struct qed_hwfn *p_hwfn,
1582 struct qed_ptt *p_ptt, bool stall)
1583{
1584 u32 reg_addr;
1585 u8 storm_id;
1586
1587 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
1588 if (!qed_grc_is_storm_included(p_hwfn,
1589 (enum dbg_storms)storm_id))
1590 continue;
1591
1592 reg_addr = s_storm_defs[storm_id].sem_fast_mem_addr +
1593 SEM_FAST_REG_STALL_0_BB_K2;
1594 qed_wr(p_hwfn, p_ptt, reg_addr, stall ? 1 : 0);
1595 }
1596
1597 msleep(STALL_DELAY_MS);
1598}
1599
1600/* Takes all blocks out of reset. If rbc_only is true, only RBC clients are
1601 * taken out of reset.
1602 */
1603static void qed_grc_unreset_blocks(struct qed_hwfn *p_hwfn,
1604 struct qed_ptt *p_ptt, bool rbc_only)
1605{
1606 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1607 u8 chip_id = dev_data->chip_id;
1608 u32 i;
1609
1610 /* Take RBCs out of reset */
1611 for (i = 0; i < ARRAY_SIZE(s_rbc_reset_defs); i++)
1612 if (s_rbc_reset_defs[i].reset_val[dev_data->chip_id])
1613 qed_wr(p_hwfn,
1614 p_ptt,
1615 s_rbc_reset_defs[i].reset_reg_addr +
1616 RESET_REG_UNRESET_OFFSET,
1617 s_rbc_reset_defs[i].reset_val[chip_id]);
1618
1619 if (!rbc_only) {
1620 u32 reg_val[NUM_DBG_RESET_REGS] = { 0 };
1621 u8 reset_reg_id;
1622 u32 block_id;
1623
1624 /* Fill reset regs values */
1625 for (block_id = 0; block_id < NUM_PHYS_BLOCKS; block_id++) {
1626 bool is_removed, has_reset_reg, unreset_before_dump;
1627 const struct dbg_block_chip *block;
1628
1629 block = qed_get_dbg_block_per_chip(p_hwfn,
1630 (enum block_id)
1631 block_id);
1632 is_removed =
1633 GET_FIELD(block->flags, DBG_BLOCK_CHIP_IS_REMOVED);
1634 has_reset_reg =
1635 GET_FIELD(block->flags,
1636 DBG_BLOCK_CHIP_HAS_RESET_REG);
1637 unreset_before_dump =
1638 GET_FIELD(block->flags,
1639 DBG_BLOCK_CHIP_UNRESET_BEFORE_DUMP);
1640
1641 if (!is_removed && has_reset_reg && unreset_before_dump)
1642 reg_val[block->reset_reg_id] |=
1643 BIT(block->reset_reg_bit_offset);
1644 }
1645
1646 /* Write reset registers */
1647 for (reset_reg_id = 0; reset_reg_id < NUM_DBG_RESET_REGS;
1648 reset_reg_id++) {
1649 const struct dbg_reset_reg *reset_reg;
1650 u32 reset_reg_addr;
1651
1652 reset_reg = qed_get_dbg_reset_reg(p_hwfn, reset_reg_id);
1653
1654 if (GET_FIELD
1655 (reset_reg->data, DBG_RESET_REG_IS_REMOVED))
1656 continue;
1657
1658 if (reg_val[reset_reg_id]) {
1659 reset_reg_addr =
1660 GET_FIELD(reset_reg->data,
1661 DBG_RESET_REG_ADDR);
1662 qed_wr(p_hwfn,
1663 p_ptt,
1664 DWORDS_TO_BYTES(reset_reg_addr) +
1665 RESET_REG_UNRESET_OFFSET,
1666 reg_val[reset_reg_id]);
1667 }
1668 }
1669 }
1670}
1671
1672/* Returns the attention block data of the specified block */
1673static const struct dbg_attn_block_type_data *
1674qed_get_block_attn_data(struct qed_hwfn *p_hwfn,
1675 enum block_id block_id, enum dbg_attn_type attn_type)
1676{
1677 const struct dbg_attn_block *base_attn_block_arr =
1678 (const struct dbg_attn_block *)
1679 p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_BLOCKS].ptr;
1680
1681 return &base_attn_block_arr[block_id].per_type_data[attn_type];
1682}
1683
1684/* Returns the attention registers of the specified block */
1685static const struct dbg_attn_reg *
1686qed_get_block_attn_regs(struct qed_hwfn *p_hwfn,
1687 enum block_id block_id, enum dbg_attn_type attn_type,
1688 u8 *num_attn_regs)
1689{
1690 const struct dbg_attn_block_type_data *block_type_data =
1691 qed_get_block_attn_data(p_hwfn, block_id, attn_type);
1692
1693 *num_attn_regs = block_type_data->num_regs;
1694
1695 return (const struct dbg_attn_reg *)
1696 p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_REGS].ptr +
1697 block_type_data->regs_offset;
1698}
1699
1700/* For each block, clear the status of all parities */
1701static void qed_grc_clear_all_prty(struct qed_hwfn *p_hwfn,
1702 struct qed_ptt *p_ptt)
1703{
1704 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1705 const struct dbg_attn_reg *attn_reg_arr;
1706 u8 reg_idx, num_attn_regs;
1707 u32 block_id;
1708
1709 for (block_id = 0; block_id < NUM_PHYS_BLOCKS; block_id++) {
1710 if (dev_data->block_in_reset[block_id])
1711 continue;
1712
1713 attn_reg_arr = qed_get_block_attn_regs(p_hwfn,
1714 (enum block_id)block_id,
1715 ATTN_TYPE_PARITY,
1716 &num_attn_regs);
1717
1718 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) {
1719 const struct dbg_attn_reg *reg_data =
1720 &attn_reg_arr[reg_idx];
1721 u16 modes_buf_offset;
1722 bool eval_mode;
1723
1724 /* Check mode */
1725 eval_mode = GET_FIELD(reg_data->mode.data,
1726 DBG_MODE_HDR_EVAL_MODE) > 0;
1727 modes_buf_offset =
1728 GET_FIELD(reg_data->mode.data,
1729 DBG_MODE_HDR_MODES_BUF_OFFSET);
1730
1731 /* If Mode match: clear parity status */
1732 if (!eval_mode ||
1733 qed_is_mode_match(p_hwfn, &modes_buf_offset))
1734 qed_rd(p_hwfn, p_ptt,
1735 DWORDS_TO_BYTES(reg_data->
1736 sts_clr_address));
1737 }
1738 }
1739}
1740
1741/* Dumps GRC registers section header. Returns the dumped size in dwords.
1742 * the following parameters are dumped:
1743 * - count: no. of dumped entries
1744 * - split_type: split type
1745 * - split_id: split ID (dumped only if split_id != SPLIT_TYPE_NONE)
1746 * - reg_type_name: register type name (dumped only if reg_type_name != NULL)
1747 */
1748static u32 qed_grc_dump_regs_hdr(u32 *dump_buf,
1749 bool dump,
1750 u32 num_reg_entries,
1751 enum init_split_types split_type,
1752 u8 split_id, const char *reg_type_name)
1753{
1754 u8 num_params = 2 +
1755 (split_type != SPLIT_TYPE_NONE ? 1 : 0) + (reg_type_name ? 1 : 0);
1756 u32 offset = 0;
1757
1758 offset += qed_dump_section_hdr(dump_buf + offset,
1759 dump, "grc_regs", num_params);
1760 offset += qed_dump_num_param(dump_buf + offset,
1761 dump, "count", num_reg_entries);
1762 offset += qed_dump_str_param(dump_buf + offset,
1763 dump, "split",
1764 s_split_type_defs[split_type].name);
1765 if (split_type != SPLIT_TYPE_NONE)
1766 offset += qed_dump_num_param(dump_buf + offset,
1767 dump, "id", split_id);
1768 if (reg_type_name)
1769 offset += qed_dump_str_param(dump_buf + offset,
1770 dump, "type", reg_type_name);
1771
1772 return offset;
1773}
1774
1775/* Reads the specified registers into the specified buffer.
1776 * The addr and len arguments are specified in dwords.
1777 */
1778void qed_read_regs(struct qed_hwfn *p_hwfn,
1779 struct qed_ptt *p_ptt, u32 *buf, u32 addr, u32 len)
1780{
1781 u32 i;
1782
1783 for (i = 0; i < len; i++)
1784 buf[i] = qed_rd(p_hwfn, p_ptt, DWORDS_TO_BYTES(addr + i));
1785}
1786
1787/* Dumps the GRC registers in the specified address range.
1788 * Returns the dumped size in dwords.
1789 * The addr and len arguments are specified in dwords.
1790 */
1791static u32 qed_grc_dump_addr_range(struct qed_hwfn *p_hwfn,
1792 struct qed_ptt *p_ptt,
1793 u32 *dump_buf,
1794 bool dump, u32 addr, u32 len, bool wide_bus,
1795 enum init_split_types split_type,
1796 u8 split_id)
1797{
1798 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
1799 u8 port_id = 0, pf_id = 0, vf_id = 0, fid = 0;
1800 bool read_using_dmae = false;
1801 u32 thresh;
1802
1803 if (!dump)
1804 return len;
1805
1806 switch (split_type) {
1807 case SPLIT_TYPE_PORT:
1808 port_id = split_id;
1809 break;
1810 case SPLIT_TYPE_PF:
1811 pf_id = split_id;
1812 break;
1813 case SPLIT_TYPE_PORT_PF:
1814 port_id = split_id / dev_data->num_pfs_per_port;
1815 pf_id = port_id + dev_data->num_ports *
1816 (split_id % dev_data->num_pfs_per_port);
1817 break;
1818 case SPLIT_TYPE_VF:
1819 vf_id = split_id;
1820 break;
1821 default:
1822 break;
1823 }
1824
1825 /* Try reading using DMAE */
1826 if (dev_data->use_dmae && split_type != SPLIT_TYPE_VF &&
1827 (len >= s_hw_type_defs[dev_data->hw_type].dmae_thresh ||
1828 (PROTECT_WIDE_BUS && wide_bus))) {
1829 struct qed_dmae_params dmae_params;
1830
1831 /* Set DMAE params */
1832 memset(&dmae_params, 0, sizeof(dmae_params));
1833 SET_FIELD(dmae_params.flags, QED_DMAE_PARAMS_COMPLETION_DST, 1);
1834 switch (split_type) {
1835 case SPLIT_TYPE_PORT:
1836 SET_FIELD(dmae_params.flags, QED_DMAE_PARAMS_PORT_VALID,
1837 1);
1838 dmae_params.port_id = port_id;
1839 break;
1840 case SPLIT_TYPE_PF:
1841 SET_FIELD(dmae_params.flags,
1842 QED_DMAE_PARAMS_SRC_PF_VALID, 1);
1843 dmae_params.src_pfid = pf_id;
1844 break;
1845 case SPLIT_TYPE_PORT_PF:
1846 SET_FIELD(dmae_params.flags, QED_DMAE_PARAMS_PORT_VALID,
1847 1);
1848 SET_FIELD(dmae_params.flags,
1849 QED_DMAE_PARAMS_SRC_PF_VALID, 1);
1850 dmae_params.port_id = port_id;
1851 dmae_params.src_pfid = pf_id;
1852 break;
1853 default:
1854 break;
1855 }
1856
1857 /* Execute DMAE command */
1858 read_using_dmae = !qed_dmae_grc2host(p_hwfn,
1859 p_ptt,
1860 DWORDS_TO_BYTES(addr),
1861 (u64)(uintptr_t)(dump_buf),
1862 len, &dmae_params);
1863 if (!read_using_dmae) {
1864 dev_data->use_dmae = 0;
1865 DP_VERBOSE(p_hwfn,
1866 QED_MSG_DEBUG,
1867 "Failed reading from chip using DMAE, using GRC instead\n");
1868 }
1869 }
1870
1871 if (read_using_dmae)
1872 goto print_log;
1873
1874 /* If not read using DMAE, read using GRC */
1875
1876 /* Set pretend */
1877 if (split_type != dev_data->pretend.split_type ||
1878 split_id != dev_data->pretend.split_id) {
1879 switch (split_type) {
1880 case SPLIT_TYPE_PORT:
1881 qed_port_pretend(p_hwfn, p_ptt, port_id);
1882 break;
1883 case SPLIT_TYPE_PF:
1884 fid = FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_PFID,
1885 pf_id);
1886 qed_fid_pretend(p_hwfn, p_ptt, fid);
1887 break;
1888 case SPLIT_TYPE_PORT_PF:
1889 fid = FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_PFID,
1890 pf_id);
1891 qed_port_fid_pretend(p_hwfn, p_ptt, port_id, fid);
1892 break;
1893 case SPLIT_TYPE_VF:
1894 fid = FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_VFVALID, 1)
1895 | FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_VFID,
1896 vf_id);
1897 qed_fid_pretend(p_hwfn, p_ptt, fid);
1898 break;
1899 default:
1900 break;
1901 }
1902
1903 dev_data->pretend.split_type = (u8)split_type;
1904 dev_data->pretend.split_id = split_id;
1905 }
1906
1907 /* Read registers using GRC */
1908 qed_read_regs(p_hwfn, p_ptt, dump_buf, addr, len);
1909
1910print_log:
1911 /* Print log */
1912 dev_data->num_regs_read += len;
1913 thresh = s_hw_type_defs[dev_data->hw_type].log_thresh;
1914 if ((dev_data->num_regs_read / thresh) >
1915 ((dev_data->num_regs_read - len) / thresh))
1916 DP_VERBOSE(p_hwfn,
1917 QED_MSG_DEBUG,
1918 "Dumped %d registers...\n", dev_data->num_regs_read);
1919
1920 return len;
1921}
1922
1923/* Dumps GRC registers sequence header. Returns the dumped size in dwords.
1924 * The addr and len arguments are specified in dwords.
1925 */
1926static u32 qed_grc_dump_reg_entry_hdr(u32 *dump_buf,
1927 bool dump, u32 addr, u32 len)
1928{
1929 if (dump)
1930 *dump_buf = addr | (len << REG_DUMP_LEN_SHIFT);
1931
1932 return 1;
1933}
1934
1935/* Dumps GRC registers sequence. Returns the dumped size in dwords.
1936 * The addr and len arguments are specified in dwords.
1937 */
1938static u32 qed_grc_dump_reg_entry(struct qed_hwfn *p_hwfn,
1939 struct qed_ptt *p_ptt,
1940 u32 *dump_buf,
1941 bool dump, u32 addr, u32 len, bool wide_bus,
1942 enum init_split_types split_type, u8 split_id)
1943{
1944 u32 offset = 0;
1945
1946 offset += qed_grc_dump_reg_entry_hdr(dump_buf, dump, addr, len);
1947 offset += qed_grc_dump_addr_range(p_hwfn,
1948 p_ptt,
1949 dump_buf + offset,
1950 dump, addr, len, wide_bus,
1951 split_type, split_id);
1952
1953 return offset;
1954}
1955
1956/* Dumps GRC registers sequence with skip cycle.
1957 * Returns the dumped size in dwords.
1958 * - addr: start GRC address in dwords
1959 * - total_len: total no. of dwords to dump
1960 * - read_len: no. consecutive dwords to read
1961 * - skip_len: no. of dwords to skip (and fill with zeros)
1962 */
1963static u32 qed_grc_dump_reg_entry_skip(struct qed_hwfn *p_hwfn,
1964 struct qed_ptt *p_ptt,
1965 u32 *dump_buf,
1966 bool dump,
1967 u32 addr,
1968 u32 total_len,
1969 u32 read_len, u32 skip_len)
1970{
1971 u32 offset = 0, reg_offset = 0;
1972
1973 offset += qed_grc_dump_reg_entry_hdr(dump_buf, dump, addr, total_len);
1974
1975 if (!dump)
1976 return offset + total_len;
1977
1978 while (reg_offset < total_len) {
1979 u32 curr_len = min_t(u32, read_len, total_len - reg_offset);
1980
1981 offset += qed_grc_dump_addr_range(p_hwfn,
1982 p_ptt,
1983 dump_buf + offset,
1984 dump, addr, curr_len, false,
1985 SPLIT_TYPE_NONE, 0);
1986 reg_offset += curr_len;
1987 addr += curr_len;
1988
1989 if (reg_offset < total_len) {
1990 curr_len = min_t(u32, skip_len, total_len - skip_len);
1991 memset(dump_buf + offset, 0, DWORDS_TO_BYTES(curr_len));
1992 offset += curr_len;
1993 reg_offset += curr_len;
1994 addr += curr_len;
1995 }
1996 }
1997
1998 return offset;
1999}
2000
2001/* Dumps GRC registers entries. Returns the dumped size in dwords. */
2002static u32 qed_grc_dump_regs_entries(struct qed_hwfn *p_hwfn,
2003 struct qed_ptt *p_ptt,
2004 struct virt_mem_desc input_regs_arr,
2005 u32 *dump_buf,
2006 bool dump,
2007 enum init_split_types split_type,
2008 u8 split_id,
2009 bool block_enable[MAX_BLOCK_ID],
2010 u32 *num_dumped_reg_entries)
2011{
2012 u32 i, offset = 0, input_offset = 0;
2013 bool mode_match = true;
2014
2015 *num_dumped_reg_entries = 0;
2016
2017 while (input_offset < BYTES_TO_DWORDS(input_regs_arr.size)) {
2018 const struct dbg_dump_cond_hdr *cond_hdr =
2019 (const struct dbg_dump_cond_hdr *)
2020 input_regs_arr.ptr + input_offset++;
2021 u16 modes_buf_offset;
2022 bool eval_mode;
2023
2024 /* Check mode/block */
2025 eval_mode = GET_FIELD(cond_hdr->mode.data,
2026 DBG_MODE_HDR_EVAL_MODE) > 0;
2027 if (eval_mode) {
2028 modes_buf_offset =
2029 GET_FIELD(cond_hdr->mode.data,
2030 DBG_MODE_HDR_MODES_BUF_OFFSET);
2031 mode_match = qed_is_mode_match(p_hwfn,
2032 &modes_buf_offset);
2033 }
2034
2035 if (!mode_match || !block_enable[cond_hdr->block_id]) {
2036 input_offset += cond_hdr->data_size;
2037 continue;
2038 }
2039
2040 for (i = 0; i < cond_hdr->data_size; i++, input_offset++) {
2041 const struct dbg_dump_reg *reg =
2042 (const struct dbg_dump_reg *)
2043 input_regs_arr.ptr + input_offset;
2044 u32 addr, len;
2045 bool wide_bus;
2046
2047 addr = GET_FIELD(reg->data, DBG_DUMP_REG_ADDRESS);
2048 len = GET_FIELD(reg->data, DBG_DUMP_REG_LENGTH);
2049 wide_bus = GET_FIELD(reg->data, DBG_DUMP_REG_WIDE_BUS);
2050 offset += qed_grc_dump_reg_entry(p_hwfn,
2051 p_ptt,
2052 dump_buf + offset,
2053 dump,
2054 addr,
2055 len,
2056 wide_bus,
2057 split_type, split_id);
2058 (*num_dumped_reg_entries)++;
2059 }
2060 }
2061
2062 return offset;
2063}
2064
2065/* Dumps GRC registers entries. Returns the dumped size in dwords. */
2066static u32 qed_grc_dump_split_data(struct qed_hwfn *p_hwfn,
2067 struct qed_ptt *p_ptt,
2068 struct virt_mem_desc input_regs_arr,
2069 u32 *dump_buf,
2070 bool dump,
2071 bool block_enable[MAX_BLOCK_ID],
2072 enum init_split_types split_type,
2073 u8 split_id, const char *reg_type_name)
2074{
2075 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2076 enum init_split_types hdr_split_type = split_type;
2077 u32 num_dumped_reg_entries, offset;
2078 u8 hdr_split_id = split_id;
2079
2080 /* In PORT_PF split type, print a port split header */
2081 if (split_type == SPLIT_TYPE_PORT_PF) {
2082 hdr_split_type = SPLIT_TYPE_PORT;
2083 hdr_split_id = split_id / dev_data->num_pfs_per_port;
2084 }
2085
2086 /* Calculate register dump header size (and skip it for now) */
2087 offset = qed_grc_dump_regs_hdr(dump_buf,
2088 false,
2089 0,
2090 hdr_split_type,
2091 hdr_split_id, reg_type_name);
2092
2093 /* Dump registers */
2094 offset += qed_grc_dump_regs_entries(p_hwfn,
2095 p_ptt,
2096 input_regs_arr,
2097 dump_buf + offset,
2098 dump,
2099 split_type,
2100 split_id,
2101 block_enable,
2102 &num_dumped_reg_entries);
2103
2104 /* Write register dump header */
2105 if (dump && num_dumped_reg_entries > 0)
2106 qed_grc_dump_regs_hdr(dump_buf,
2107 dump,
2108 num_dumped_reg_entries,
2109 hdr_split_type,
2110 hdr_split_id, reg_type_name);
2111
2112 return num_dumped_reg_entries > 0 ? offset : 0;
2113}
2114
2115/* Dumps registers according to the input registers array. Returns the dumped
2116 * size in dwords.
2117 */
2118static u32 qed_grc_dump_registers(struct qed_hwfn *p_hwfn,
2119 struct qed_ptt *p_ptt,
2120 u32 *dump_buf,
2121 bool dump,
2122 bool block_enable[MAX_BLOCK_ID],
2123 const char *reg_type_name)
2124{
2125 struct virt_mem_desc *dbg_buf =
2126 &p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_REG];
2127 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2128 u32 offset = 0, input_offset = 0;
2129
2130 while (input_offset < BYTES_TO_DWORDS(dbg_buf->size)) {
2131 const struct dbg_dump_split_hdr *split_hdr;
2132 struct virt_mem_desc curr_input_regs_arr;
2133 enum init_split_types split_type;
2134 u16 split_count = 0;
2135 u32 split_data_size;
2136 u8 split_id;
2137
2138 split_hdr =
2139 (const struct dbg_dump_split_hdr *)
2140 dbg_buf->ptr + input_offset++;
2141 split_type =
2142 GET_FIELD(split_hdr->hdr,
2143 DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID);
2144 split_data_size = GET_FIELD(split_hdr->hdr,
2145 DBG_DUMP_SPLIT_HDR_DATA_SIZE);
2146 curr_input_regs_arr.ptr =
2147 (u32 *)p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_REG].ptr +
2148 input_offset;
2149 curr_input_regs_arr.size = DWORDS_TO_BYTES(split_data_size);
2150
2151 switch (split_type) {
2152 case SPLIT_TYPE_NONE:
2153 split_count = 1;
2154 break;
2155 case SPLIT_TYPE_PORT:
2156 split_count = dev_data->num_ports;
2157 break;
2158 case SPLIT_TYPE_PF:
2159 case SPLIT_TYPE_PORT_PF:
2160 split_count = dev_data->num_ports *
2161 dev_data->num_pfs_per_port;
2162 break;
2163 case SPLIT_TYPE_VF:
2164 split_count = dev_data->num_vfs;
2165 break;
2166 default:
2167 return 0;
2168 }
2169
2170 for (split_id = 0; split_id < split_count; split_id++)
2171 offset += qed_grc_dump_split_data(p_hwfn, p_ptt,
2172 curr_input_regs_arr,
2173 dump_buf + offset,
2174 dump, block_enable,
2175 split_type,
2176 split_id,
2177 reg_type_name);
2178
2179 input_offset += split_data_size;
2180 }
2181
2182 /* Cancel pretends (pretend to original PF) */
2183 if (dump) {
2184 qed_fid_pretend(p_hwfn, p_ptt,
2185 FIELD_VALUE(PXP_PRETEND_CONCRETE_FID_PFID,
2186 p_hwfn->rel_pf_id));
2187 dev_data->pretend.split_type = SPLIT_TYPE_NONE;
2188 dev_data->pretend.split_id = 0;
2189 }
2190
2191 return offset;
2192}
2193
2194/* Dump reset registers. Returns the dumped size in dwords. */
2195static u32 qed_grc_dump_reset_regs(struct qed_hwfn *p_hwfn,
2196 struct qed_ptt *p_ptt,
2197 u32 *dump_buf, bool dump)
2198{
2199 u32 offset = 0, num_regs = 0;
2200 u8 reset_reg_id;
2201
2202 /* Calculate header size */
2203 offset += qed_grc_dump_regs_hdr(dump_buf,
2204 false,
2205 0, SPLIT_TYPE_NONE, 0, "RESET_REGS");
2206
2207 /* Write reset registers */
2208 for (reset_reg_id = 0; reset_reg_id < NUM_DBG_RESET_REGS;
2209 reset_reg_id++) {
2210 const struct dbg_reset_reg *reset_reg;
2211 u32 reset_reg_addr;
2212
2213 reset_reg = qed_get_dbg_reset_reg(p_hwfn, reset_reg_id);
2214
2215 if (GET_FIELD(reset_reg->data, DBG_RESET_REG_IS_REMOVED))
2216 continue;
2217
2218 reset_reg_addr = GET_FIELD(reset_reg->data, DBG_RESET_REG_ADDR);
2219 offset += qed_grc_dump_reg_entry(p_hwfn,
2220 p_ptt,
2221 dump_buf + offset,
2222 dump,
2223 reset_reg_addr,
2224 1, false, SPLIT_TYPE_NONE, 0);
2225 num_regs++;
2226 }
2227
2228 /* Write header */
2229 if (dump)
2230 qed_grc_dump_regs_hdr(dump_buf,
2231 true, num_regs, SPLIT_TYPE_NONE,
2232 0, "RESET_REGS");
2233
2234 return offset;
2235}
2236
2237/* Dump registers that are modified during GRC Dump and therefore must be
2238 * dumped first. Returns the dumped size in dwords.
2239 */
2240static u32 qed_grc_dump_modified_regs(struct qed_hwfn *p_hwfn,
2241 struct qed_ptt *p_ptt,
2242 u32 *dump_buf, bool dump)
2243{
2244 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2245 u32 block_id, offset = 0, stall_regs_offset;
2246 const struct dbg_attn_reg *attn_reg_arr;
2247 u8 storm_id, reg_idx, num_attn_regs;
2248 u32 num_reg_entries = 0;
2249
2250 /* Write empty header for attention registers */
2251 offset += qed_grc_dump_regs_hdr(dump_buf,
2252 false,
2253 0, SPLIT_TYPE_NONE, 0, "ATTN_REGS");
2254
2255 /* Write parity registers */
2256 for (block_id = 0; block_id < NUM_PHYS_BLOCKS; block_id++) {
2257 if (dev_data->block_in_reset[block_id] && dump)
2258 continue;
2259
2260 attn_reg_arr = qed_get_block_attn_regs(p_hwfn,
2261 (enum block_id)block_id,
2262 ATTN_TYPE_PARITY,
2263 &num_attn_regs);
2264
2265 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) {
2266 const struct dbg_attn_reg *reg_data =
2267 &attn_reg_arr[reg_idx];
2268 u16 modes_buf_offset;
2269 bool eval_mode;
2270 u32 addr;
2271
2272 /* Check mode */
2273 eval_mode = GET_FIELD(reg_data->mode.data,
2274 DBG_MODE_HDR_EVAL_MODE) > 0;
2275 modes_buf_offset =
2276 GET_FIELD(reg_data->mode.data,
2277 DBG_MODE_HDR_MODES_BUF_OFFSET);
2278 if (eval_mode &&
2279 !qed_is_mode_match(p_hwfn, &modes_buf_offset))
2280 continue;
2281
2282 /* Mode match: read & dump registers */
2283 addr = reg_data->mask_address;
2284 offset += qed_grc_dump_reg_entry(p_hwfn,
2285 p_ptt,
2286 dump_buf + offset,
2287 dump,
2288 addr,
2289 1, false,
2290 SPLIT_TYPE_NONE, 0);
2291 addr = GET_FIELD(reg_data->data,
2292 DBG_ATTN_REG_STS_ADDRESS);
2293 offset += qed_grc_dump_reg_entry(p_hwfn,
2294 p_ptt,
2295 dump_buf + offset,
2296 dump,
2297 addr,
2298 1, false,
2299 SPLIT_TYPE_NONE, 0);
2300 num_reg_entries += 2;
2301 }
2302 }
2303
2304 /* Overwrite header for attention registers */
2305 if (dump)
2306 qed_grc_dump_regs_hdr(dump_buf,
2307 true,
2308 num_reg_entries,
2309 SPLIT_TYPE_NONE, 0, "ATTN_REGS");
2310
2311 /* Write empty header for stall registers */
2312 stall_regs_offset = offset;
2313 offset += qed_grc_dump_regs_hdr(dump_buf,
2314 false, 0, SPLIT_TYPE_NONE, 0, "REGS");
2315
2316 /* Write Storm stall status registers */
2317 for (storm_id = 0, num_reg_entries = 0; storm_id < MAX_DBG_STORMS;
2318 storm_id++) {
2319 struct storm_defs *storm = &s_storm_defs[storm_id];
2320 u32 addr;
2321
2322 if (dev_data->block_in_reset[storm->sem_block_id] && dump)
2323 continue;
2324
2325 addr =
2326 BYTES_TO_DWORDS(storm->sem_fast_mem_addr +
2327 SEM_FAST_REG_STALLED);
2328 offset += qed_grc_dump_reg_entry(p_hwfn,
2329 p_ptt,
2330 dump_buf + offset,
2331 dump,
2332 addr,
2333 1,
2334 false, SPLIT_TYPE_NONE, 0);
2335 num_reg_entries++;
2336 }
2337
2338 /* Overwrite header for stall registers */
2339 if (dump)
2340 qed_grc_dump_regs_hdr(dump_buf + stall_regs_offset,
2341 true,
2342 num_reg_entries,
2343 SPLIT_TYPE_NONE, 0, "REGS");
2344
2345 return offset;
2346}
2347
2348/* Dumps registers that can't be represented in the debug arrays */
2349static u32 qed_grc_dump_special_regs(struct qed_hwfn *p_hwfn,
2350 struct qed_ptt *p_ptt,
2351 u32 *dump_buf, bool dump)
2352{
2353 u32 offset = 0, addr;
2354
2355 offset += qed_grc_dump_regs_hdr(dump_buf,
2356 dump, 2, SPLIT_TYPE_NONE, 0, "REGS");
2357
2358 /* Dump R/TDIF_REG_DEBUG_ERROR_INFO_SIZE (every 8'th register should be
2359 * skipped).
2360 */
2361 addr = BYTES_TO_DWORDS(RDIF_REG_DEBUG_ERROR_INFO);
2362 offset += qed_grc_dump_reg_entry_skip(p_hwfn,
2363 p_ptt,
2364 dump_buf + offset,
2365 dump,
2366 addr,
2367 RDIF_REG_DEBUG_ERROR_INFO_SIZE,
2368 7,
2369 1);
2370 addr = BYTES_TO_DWORDS(TDIF_REG_DEBUG_ERROR_INFO);
2371 offset +=
2372 qed_grc_dump_reg_entry_skip(p_hwfn,
2373 p_ptt,
2374 dump_buf + offset,
2375 dump,
2376 addr,
2377 TDIF_REG_DEBUG_ERROR_INFO_SIZE,
2378 7,
2379 1);
2380
2381 return offset;
2382}
2383
2384/* Dumps a GRC memory header (section and params). Returns the dumped size in
2385 * dwords. The following parameters are dumped:
2386 * - name: dumped only if it's not NULL.
2387 * - addr: in dwords, dumped only if name is NULL.
2388 * - len: in dwords, always dumped.
2389 * - width: dumped if it's not zero.
2390 * - packed: dumped only if it's not false.
2391 * - mem_group: always dumped.
2392 * - is_storm: true only if the memory is related to a Storm.
2393 * - storm_letter: valid only if is_storm is true.
2394 *
2395 */
2396static u32 qed_grc_dump_mem_hdr(struct qed_hwfn *p_hwfn,
2397 u32 *dump_buf,
2398 bool dump,
2399 const char *name,
2400 u32 addr,
2401 u32 len,
2402 u32 bit_width,
2403 bool packed,
2404 const char *mem_group, char storm_letter)
2405{
2406 u8 num_params = 3;
2407 u32 offset = 0;
2408 char buf[64];
2409
2410 if (!len)
2411 DP_NOTICE(p_hwfn,
2412 "Unexpected GRC Dump error: dumped memory size must be non-zero\n");
2413
2414 if (bit_width)
2415 num_params++;
2416 if (packed)
2417 num_params++;
2418
2419 /* Dump section header */
2420 offset += qed_dump_section_hdr(dump_buf + offset,
2421 dump, "grc_mem", num_params);
2422
2423 if (name) {
2424 /* Dump name */
2425 if (storm_letter) {
2426 strcpy(buf, "?STORM_");
2427 buf[0] = storm_letter;
2428 strcpy(buf + strlen(buf), name);
2429 } else {
2430 strcpy(buf, name);
2431 }
2432
2433 offset += qed_dump_str_param(dump_buf + offset,
2434 dump, "name", buf);
2435 } else {
2436 /* Dump address */
2437 u32 addr_in_bytes = DWORDS_TO_BYTES(addr);
2438
2439 offset += qed_dump_num_param(dump_buf + offset,
2440 dump, "addr", addr_in_bytes);
2441 }
2442
2443 /* Dump len */
2444 offset += qed_dump_num_param(dump_buf + offset, dump, "len", len);
2445
2446 /* Dump bit width */
2447 if (bit_width)
2448 offset += qed_dump_num_param(dump_buf + offset,
2449 dump, "width", bit_width);
2450
2451 /* Dump packed */
2452 if (packed)
2453 offset += qed_dump_num_param(dump_buf + offset,
2454 dump, "packed", 1);
2455
2456 /* Dump reg type */
2457 if (storm_letter) {
2458 strcpy(buf, "?STORM_");
2459 buf[0] = storm_letter;
2460 strcpy(buf + strlen(buf), mem_group);
2461 } else {
2462 strcpy(buf, mem_group);
2463 }
2464
2465 offset += qed_dump_str_param(dump_buf + offset, dump, "type", buf);
2466
2467 return offset;
2468}
2469
2470/* Dumps a single GRC memory. If name is NULL, the memory is stored by address.
2471 * Returns the dumped size in dwords.
2472 * The addr and len arguments are specified in dwords.
2473 */
2474static u32 qed_grc_dump_mem(struct qed_hwfn *p_hwfn,
2475 struct qed_ptt *p_ptt,
2476 u32 *dump_buf,
2477 bool dump,
2478 const char *name,
2479 u32 addr,
2480 u32 len,
2481 bool wide_bus,
2482 u32 bit_width,
2483 bool packed,
2484 const char *mem_group, char storm_letter)
2485{
2486 u32 offset = 0;
2487
2488 offset += qed_grc_dump_mem_hdr(p_hwfn,
2489 dump_buf + offset,
2490 dump,
2491 name,
2492 addr,
2493 len,
2494 bit_width,
2495 packed, mem_group, storm_letter);
2496 offset += qed_grc_dump_addr_range(p_hwfn,
2497 p_ptt,
2498 dump_buf + offset,
2499 dump, addr, len, wide_bus,
2500 SPLIT_TYPE_NONE, 0);
2501
2502 return offset;
2503}
2504
2505/* Dumps GRC memories entries. Returns the dumped size in dwords. */
2506static u32 qed_grc_dump_mem_entries(struct qed_hwfn *p_hwfn,
2507 struct qed_ptt *p_ptt,
2508 struct virt_mem_desc input_mems_arr,
2509 u32 *dump_buf, bool dump)
2510{
2511 u32 i, offset = 0, input_offset = 0;
2512 bool mode_match = true;
2513
2514 while (input_offset < BYTES_TO_DWORDS(input_mems_arr.size)) {
2515 const struct dbg_dump_cond_hdr *cond_hdr;
2516 u16 modes_buf_offset;
2517 u32 num_entries;
2518 bool eval_mode;
2519
2520 cond_hdr =
2521 (const struct dbg_dump_cond_hdr *)input_mems_arr.ptr +
2522 input_offset++;
2523 num_entries = cond_hdr->data_size / MEM_DUMP_ENTRY_SIZE_DWORDS;
2524
2525 /* Check required mode */
2526 eval_mode = GET_FIELD(cond_hdr->mode.data,
2527 DBG_MODE_HDR_EVAL_MODE) > 0;
2528 if (eval_mode) {
2529 modes_buf_offset =
2530 GET_FIELD(cond_hdr->mode.data,
2531 DBG_MODE_HDR_MODES_BUF_OFFSET);
2532 mode_match = qed_is_mode_match(p_hwfn,
2533 &modes_buf_offset);
2534 }
2535
2536 if (!mode_match) {
2537 input_offset += cond_hdr->data_size;
2538 continue;
2539 }
2540
2541 for (i = 0; i < num_entries;
2542 i++, input_offset += MEM_DUMP_ENTRY_SIZE_DWORDS) {
2543 const struct dbg_dump_mem *mem =
2544 (const struct dbg_dump_mem *)((u32 *)
2545 input_mems_arr.ptr
2546 + input_offset);
2547 const struct dbg_block *block;
2548 char storm_letter = 0;
2549 u32 mem_addr, mem_len;
2550 bool mem_wide_bus;
2551 u8 mem_group_id;
2552
2553 mem_group_id = GET_FIELD(mem->dword0,
2554 DBG_DUMP_MEM_MEM_GROUP_ID);
2555 if (mem_group_id >= MEM_GROUPS_NUM) {
2556 DP_NOTICE(p_hwfn, "Invalid mem_group_id\n");
2557 return 0;
2558 }
2559
2560 if (!qed_grc_is_mem_included(p_hwfn,
2561 (enum block_id)
2562 cond_hdr->block_id,
2563 mem_group_id))
2564 continue;
2565
2566 mem_addr = GET_FIELD(mem->dword0, DBG_DUMP_MEM_ADDRESS);
2567 mem_len = GET_FIELD(mem->dword1, DBG_DUMP_MEM_LENGTH);
2568 mem_wide_bus = GET_FIELD(mem->dword1,
2569 DBG_DUMP_MEM_WIDE_BUS);
2570
2571 block = get_dbg_block(p_hwfn,
2572 cond_hdr->block_id);
2573
2574 /* If memory is associated with Storm,
2575 * update storm details
2576 */
2577 if (block->associated_storm_letter)
2578 storm_letter = block->associated_storm_letter;
2579
2580 /* Dump memory */
2581 offset += qed_grc_dump_mem(p_hwfn,
2582 p_ptt,
2583 dump_buf + offset,
2584 dump,
2585 NULL,
2586 mem_addr,
2587 mem_len,
2588 mem_wide_bus,
2589 0,
2590 false,
2591 s_mem_group_names[mem_group_id],
2592 storm_letter);
2593 }
2594 }
2595
2596 return offset;
2597}
2598
2599/* Dumps GRC memories according to the input array dump_mem.
2600 * Returns the dumped size in dwords.
2601 */
2602static u32 qed_grc_dump_memories(struct qed_hwfn *p_hwfn,
2603 struct qed_ptt *p_ptt,
2604 u32 *dump_buf, bool dump)
2605{
2606 struct virt_mem_desc *dbg_buf =
2607 &p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_MEM];
2608 u32 offset = 0, input_offset = 0;
2609
2610 while (input_offset < BYTES_TO_DWORDS(dbg_buf->size)) {
2611 const struct dbg_dump_split_hdr *split_hdr;
2612 struct virt_mem_desc curr_input_mems_arr;
2613 enum init_split_types split_type;
2614 u32 split_data_size;
2615
2616 split_hdr =
2617 (const struct dbg_dump_split_hdr *)dbg_buf->ptr +
2618 input_offset++;
2619 split_type = GET_FIELD(split_hdr->hdr,
2620 DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID);
2621 split_data_size = GET_FIELD(split_hdr->hdr,
2622 DBG_DUMP_SPLIT_HDR_DATA_SIZE);
2623 curr_input_mems_arr.ptr = (u32 *)dbg_buf->ptr + input_offset;
2624 curr_input_mems_arr.size = DWORDS_TO_BYTES(split_data_size);
2625
2626 if (split_type == SPLIT_TYPE_NONE)
2627 offset += qed_grc_dump_mem_entries(p_hwfn,
2628 p_ptt,
2629 curr_input_mems_arr,
2630 dump_buf + offset,
2631 dump);
2632 else
2633 DP_NOTICE(p_hwfn,
2634 "Dumping split memories is currently not supported\n");
2635
2636 input_offset += split_data_size;
2637 }
2638
2639 return offset;
2640}
2641
2642/* Dumps GRC context data for the specified Storm.
2643 * Returns the dumped size in dwords.
2644 * The lid_size argument is specified in quad-regs.
2645 */
2646static u32 qed_grc_dump_ctx_data(struct qed_hwfn *p_hwfn,
2647 struct qed_ptt *p_ptt,
2648 u32 *dump_buf,
2649 bool dump,
2650 const char *name,
2651 u32 num_lids,
2652 enum cm_ctx_types ctx_type, u8 storm_id)
2653{
2654 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2655 struct storm_defs *storm = &s_storm_defs[storm_id];
2656 u32 i, lid, lid_size, total_size;
2657 u32 rd_reg_addr, offset = 0;
2658
2659 /* Convert quad-regs to dwords */
2660 lid_size = storm->cm_ctx_lid_sizes[dev_data->chip_id][ctx_type] * 4;
2661
2662 if (!lid_size)
2663 return 0;
2664
2665 total_size = num_lids * lid_size;
2666
2667 offset += qed_grc_dump_mem_hdr(p_hwfn,
2668 dump_buf + offset,
2669 dump,
2670 name,
2671 0,
2672 total_size,
2673 lid_size * 32,
2674 false, name, storm->letter);
2675
2676 if (!dump)
2677 return offset + total_size;
2678
2679 rd_reg_addr = BYTES_TO_DWORDS(storm->cm_ctx_rd_addr[ctx_type]);
2680
2681 /* Dump context data */
2682 for (lid = 0; lid < num_lids; lid++) {
2683 for (i = 0; i < lid_size; i++) {
2684 qed_wr(p_hwfn,
2685 p_ptt, storm->cm_ctx_wr_addr, (i << 9) | lid);
2686 offset += qed_grc_dump_addr_range(p_hwfn,
2687 p_ptt,
2688 dump_buf + offset,
2689 dump,
2690 rd_reg_addr,
2691 1,
2692 false,
2693 SPLIT_TYPE_NONE, 0);
2694 }
2695 }
2696
2697 return offset;
2698}
2699
2700/* Dumps GRC contexts. Returns the dumped size in dwords. */
2701static u32 qed_grc_dump_ctx(struct qed_hwfn *p_hwfn,
2702 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
2703{
2704 u32 offset = 0;
2705 u8 storm_id;
2706
2707 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
2708 if (!qed_grc_is_storm_included(p_hwfn,
2709 (enum dbg_storms)storm_id))
2710 continue;
2711
2712 /* Dump Conn AG context size */
2713 offset += qed_grc_dump_ctx_data(p_hwfn,
2714 p_ptt,
2715 dump_buf + offset,
2716 dump,
2717 "CONN_AG_CTX",
2718 NUM_OF_LCIDS,
2719 CM_CTX_CONN_AG, storm_id);
2720
2721 /* Dump Conn ST context size */
2722 offset += qed_grc_dump_ctx_data(p_hwfn,
2723 p_ptt,
2724 dump_buf + offset,
2725 dump,
2726 "CONN_ST_CTX",
2727 NUM_OF_LCIDS,
2728 CM_CTX_CONN_ST, storm_id);
2729
2730 /* Dump Task AG context size */
2731 offset += qed_grc_dump_ctx_data(p_hwfn,
2732 p_ptt,
2733 dump_buf + offset,
2734 dump,
2735 "TASK_AG_CTX",
2736 NUM_OF_LTIDS,
2737 CM_CTX_TASK_AG, storm_id);
2738
2739 /* Dump Task ST context size */
2740 offset += qed_grc_dump_ctx_data(p_hwfn,
2741 p_ptt,
2742 dump_buf + offset,
2743 dump,
2744 "TASK_ST_CTX",
2745 NUM_OF_LTIDS,
2746 CM_CTX_TASK_ST, storm_id);
2747 }
2748
2749 return offset;
2750}
2751
2752#define VFC_STATUS_RESP_READY_BIT 0
2753#define VFC_STATUS_BUSY_BIT 1
2754#define VFC_STATUS_SENDING_CMD_BIT 2
2755
2756#define VFC_POLLING_DELAY_MS 1
2757#define VFC_POLLING_COUNT 20
2758
2759/* Reads data from VFC. Returns the number of dwords read (0 on error).
2760 * Sizes are specified in dwords.
2761 */
2762static u32 qed_grc_dump_read_from_vfc(struct qed_hwfn *p_hwfn,
2763 struct qed_ptt *p_ptt,
2764 struct storm_defs *storm,
2765 u32 *cmd_data,
2766 u32 cmd_size,
2767 u32 *addr_data,
2768 u32 addr_size,
2769 u32 resp_size, u32 *dump_buf)
2770{
2771 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2772 u32 vfc_status, polling_ms, polling_count = 0, i;
2773 u32 reg_addr, sem_base;
2774 bool is_ready = false;
2775
2776 sem_base = storm->sem_fast_mem_addr;
2777 polling_ms = VFC_POLLING_DELAY_MS *
2778 s_hw_type_defs[dev_data->hw_type].delay_factor;
2779
2780 /* Write VFC command */
2781 ARR_REG_WR(p_hwfn,
2782 p_ptt,
2783 sem_base + SEM_FAST_REG_VFC_DATA_WR,
2784 cmd_data, cmd_size);
2785
2786 /* Write VFC address */
2787 ARR_REG_WR(p_hwfn,
2788 p_ptt,
2789 sem_base + SEM_FAST_REG_VFC_ADDR,
2790 addr_data, addr_size);
2791
2792 /* Read response */
2793 for (i = 0; i < resp_size; i++) {
2794 /* Poll until ready */
2795 do {
2796 reg_addr = sem_base + SEM_FAST_REG_VFC_STATUS;
2797 qed_grc_dump_addr_range(p_hwfn,
2798 p_ptt,
2799 &vfc_status,
2800 true,
2801 BYTES_TO_DWORDS(reg_addr),
2802 1,
2803 false, SPLIT_TYPE_NONE, 0);
2804 is_ready = vfc_status & BIT(VFC_STATUS_RESP_READY_BIT);
2805
2806 if (!is_ready) {
2807 if (polling_count++ == VFC_POLLING_COUNT)
2808 return 0;
2809
2810 msleep(polling_ms);
2811 }
2812 } while (!is_ready);
2813
2814 reg_addr = sem_base + SEM_FAST_REG_VFC_DATA_RD;
2815 qed_grc_dump_addr_range(p_hwfn,
2816 p_ptt,
2817 dump_buf + i,
2818 true,
2819 BYTES_TO_DWORDS(reg_addr),
2820 1, false, SPLIT_TYPE_NONE, 0);
2821 }
2822
2823 return resp_size;
2824}
2825
2826/* Dump VFC CAM. Returns the dumped size in dwords. */
2827static u32 qed_grc_dump_vfc_cam(struct qed_hwfn *p_hwfn,
2828 struct qed_ptt *p_ptt,
2829 u32 *dump_buf, bool dump, u8 storm_id)
2830{
2831 u32 total_size = VFC_CAM_NUM_ROWS * VFC_CAM_RESP_DWORDS;
2832 struct storm_defs *storm = &s_storm_defs[storm_id];
2833 u32 cam_addr[VFC_CAM_ADDR_DWORDS] = { 0 };
2834 u32 cam_cmd[VFC_CAM_CMD_DWORDS] = { 0 };
2835 u32 row, offset = 0;
2836
2837 offset += qed_grc_dump_mem_hdr(p_hwfn,
2838 dump_buf + offset,
2839 dump,
2840 "vfc_cam",
2841 0,
2842 total_size,
2843 256,
2844 false, "vfc_cam", storm->letter);
2845
2846 if (!dump)
2847 return offset + total_size;
2848
2849 /* Prepare CAM address */
2850 SET_VAR_FIELD(cam_addr, VFC_CAM_ADDR, OP, VFC_OPCODE_CAM_RD);
2851
2852 /* Read VFC CAM data */
2853 for (row = 0; row < VFC_CAM_NUM_ROWS; row++) {
2854 SET_VAR_FIELD(cam_cmd, VFC_CAM_CMD, ROW, row);
2855 offset += qed_grc_dump_read_from_vfc(p_hwfn,
2856 p_ptt,
2857 storm,
2858 cam_cmd,
2859 VFC_CAM_CMD_DWORDS,
2860 cam_addr,
2861 VFC_CAM_ADDR_DWORDS,
2862 VFC_CAM_RESP_DWORDS,
2863 dump_buf + offset);
2864 }
2865
2866 return offset;
2867}
2868
2869/* Dump VFC RAM. Returns the dumped size in dwords. */
2870static u32 qed_grc_dump_vfc_ram(struct qed_hwfn *p_hwfn,
2871 struct qed_ptt *p_ptt,
2872 u32 *dump_buf,
2873 bool dump,
2874 u8 storm_id, struct vfc_ram_defs *ram_defs)
2875{
2876 u32 total_size = ram_defs->num_rows * VFC_RAM_RESP_DWORDS;
2877 struct storm_defs *storm = &s_storm_defs[storm_id];
2878 u32 ram_addr[VFC_RAM_ADDR_DWORDS] = { 0 };
2879 u32 ram_cmd[VFC_RAM_CMD_DWORDS] = { 0 };
2880 u32 row, offset = 0;
2881
2882 offset += qed_grc_dump_mem_hdr(p_hwfn,
2883 dump_buf + offset,
2884 dump,
2885 ram_defs->mem_name,
2886 0,
2887 total_size,
2888 256,
2889 false,
2890 ram_defs->type_name,
2891 storm->letter);
2892
2893 if (!dump)
2894 return offset + total_size;
2895
2896 /* Prepare RAM address */
2897 SET_VAR_FIELD(ram_addr, VFC_RAM_ADDR, OP, VFC_OPCODE_RAM_RD);
2898
2899 /* Read VFC RAM data */
2900 for (row = ram_defs->base_row;
2901 row < ram_defs->base_row + ram_defs->num_rows; row++) {
2902 SET_VAR_FIELD(ram_addr, VFC_RAM_ADDR, ROW, row);
2903 offset += qed_grc_dump_read_from_vfc(p_hwfn,
2904 p_ptt,
2905 storm,
2906 ram_cmd,
2907 VFC_RAM_CMD_DWORDS,
2908 ram_addr,
2909 VFC_RAM_ADDR_DWORDS,
2910 VFC_RAM_RESP_DWORDS,
2911 dump_buf + offset);
2912 }
2913
2914 return offset;
2915}
2916
2917/* Dumps GRC VFC data. Returns the dumped size in dwords. */
2918static u32 qed_grc_dump_vfc(struct qed_hwfn *p_hwfn,
2919 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
2920{
2921 u8 storm_id, i;
2922 u32 offset = 0;
2923
2924 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
2925 if (!qed_grc_is_storm_included(p_hwfn,
2926 (enum dbg_storms)storm_id) ||
2927 !s_storm_defs[storm_id].has_vfc)
2928 continue;
2929
2930 /* Read CAM */
2931 offset += qed_grc_dump_vfc_cam(p_hwfn,
2932 p_ptt,
2933 dump_buf + offset,
2934 dump, storm_id);
2935
2936 /* Read RAM */
2937 for (i = 0; i < NUM_VFC_RAM_TYPES; i++)
2938 offset += qed_grc_dump_vfc_ram(p_hwfn,
2939 p_ptt,
2940 dump_buf + offset,
2941 dump,
2942 storm_id,
2943 &s_vfc_ram_defs[i]);
2944 }
2945
2946 return offset;
2947}
2948
2949/* Dumps GRC RSS data. Returns the dumped size in dwords. */
2950static u32 qed_grc_dump_rss(struct qed_hwfn *p_hwfn,
2951 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
2952{
2953 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
2954 u32 offset = 0;
2955 u8 rss_mem_id;
2956
2957 for (rss_mem_id = 0; rss_mem_id < NUM_RSS_MEM_TYPES; rss_mem_id++) {
2958 u32 rss_addr, num_entries, total_dwords;
2959 struct rss_mem_defs *rss_defs;
2960 u32 addr, num_dwords_to_read;
2961 bool packed;
2962
2963 rss_defs = &s_rss_mem_defs[rss_mem_id];
2964 rss_addr = rss_defs->addr;
2965 num_entries = rss_defs->num_entries[dev_data->chip_id];
2966 total_dwords = (num_entries * rss_defs->entry_width) / 32;
2967 packed = (rss_defs->entry_width == 16);
2968
2969 offset += qed_grc_dump_mem_hdr(p_hwfn,
2970 dump_buf + offset,
2971 dump,
2972 rss_defs->mem_name,
2973 0,
2974 total_dwords,
2975 rss_defs->entry_width,
2976 packed,
2977 rss_defs->type_name, 0);
2978
2979 /* Dump RSS data */
2980 if (!dump) {
2981 offset += total_dwords;
2982 continue;
2983 }
2984
2985 addr = BYTES_TO_DWORDS(RSS_REG_RSS_RAM_DATA);
2986 while (total_dwords) {
2987 num_dwords_to_read = min_t(u32,
2988 RSS_REG_RSS_RAM_DATA_SIZE,
2989 total_dwords);
2990 qed_wr(p_hwfn, p_ptt, RSS_REG_RSS_RAM_ADDR, rss_addr);
2991 offset += qed_grc_dump_addr_range(p_hwfn,
2992 p_ptt,
2993 dump_buf + offset,
2994 dump,
2995 addr,
2996 num_dwords_to_read,
2997 false,
2998 SPLIT_TYPE_NONE, 0);
2999 total_dwords -= num_dwords_to_read;
3000 rss_addr++;
3001 }
3002 }
3003
3004 return offset;
3005}
3006
3007/* Dumps GRC Big RAM. Returns the dumped size in dwords. */
3008static u32 qed_grc_dump_big_ram(struct qed_hwfn *p_hwfn,
3009 struct qed_ptt *p_ptt,
3010 u32 *dump_buf, bool dump, u8 big_ram_id)
3011{
3012 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3013 u32 block_size, ram_size, offset = 0, reg_val, i;
3014 char mem_name[12] = "???_BIG_RAM";
3015 char type_name[8] = "???_RAM";
3016 struct big_ram_defs *big_ram;
3017
3018 big_ram = &s_big_ram_defs[big_ram_id];
3019 ram_size = big_ram->ram_size[dev_data->chip_id];
3020
3021 reg_val = qed_rd(p_hwfn, p_ptt, big_ram->is_256b_reg_addr);
3022 block_size = reg_val &
3023 BIT(big_ram->is_256b_bit_offset[dev_data->chip_id]) ? 256
3024 : 128;
3025
3026 strncpy(type_name, big_ram->instance_name, BIG_RAM_NAME_LEN);
3027 strncpy(mem_name, big_ram->instance_name, BIG_RAM_NAME_LEN);
3028
3029 /* Dump memory header */
3030 offset += qed_grc_dump_mem_hdr(p_hwfn,
3031 dump_buf + offset,
3032 dump,
3033 mem_name,
3034 0,
3035 ram_size,
3036 block_size * 8,
3037 false, type_name, 0);
3038
3039 /* Read and dump Big RAM data */
3040 if (!dump)
3041 return offset + ram_size;
3042
3043 /* Dump Big RAM */
3044 for (i = 0; i < DIV_ROUND_UP(ram_size, BRB_REG_BIG_RAM_DATA_SIZE);
3045 i++) {
3046 u32 addr, len;
3047
3048 qed_wr(p_hwfn, p_ptt, big_ram->addr_reg_addr, i);
3049 addr = BYTES_TO_DWORDS(big_ram->data_reg_addr);
3050 len = BRB_REG_BIG_RAM_DATA_SIZE;
3051 offset += qed_grc_dump_addr_range(p_hwfn,
3052 p_ptt,
3053 dump_buf + offset,
3054 dump,
3055 addr,
3056 len,
3057 false, SPLIT_TYPE_NONE, 0);
3058 }
3059
3060 return offset;
3061}
3062
3063/* Dumps MCP scratchpad. Returns the dumped size in dwords. */
3064static u32 qed_grc_dump_mcp(struct qed_hwfn *p_hwfn,
3065 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3066{
3067 bool block_enable[MAX_BLOCK_ID] = { 0 };
3068 u32 offset = 0, addr;
3069 bool halted = false;
3070
3071 /* Halt MCP */
3072 if (dump && !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP)) {
3073 halted = !qed_mcp_halt(p_hwfn, p_ptt);
3074 if (!halted)
3075 DP_NOTICE(p_hwfn, "MCP halt failed!\n");
3076 }
3077
3078 /* Dump MCP scratchpad */
3079 offset += qed_grc_dump_mem(p_hwfn,
3080 p_ptt,
3081 dump_buf + offset,
3082 dump,
3083 NULL,
3084 BYTES_TO_DWORDS(MCP_REG_SCRATCH),
3085 MCP_REG_SCRATCH_SIZE,
3086 false, 0, false, "MCP", 0);
3087
3088 /* Dump MCP cpu_reg_file */
3089 offset += qed_grc_dump_mem(p_hwfn,
3090 p_ptt,
3091 dump_buf + offset,
3092 dump,
3093 NULL,
3094 BYTES_TO_DWORDS(MCP_REG_CPU_REG_FILE),
3095 MCP_REG_CPU_REG_FILE_SIZE,
3096 false, 0, false, "MCP", 0);
3097
3098 /* Dump MCP registers */
3099 block_enable[BLOCK_MCP] = true;
3100 offset += qed_grc_dump_registers(p_hwfn,
3101 p_ptt,
3102 dump_buf + offset,
3103 dump, block_enable, "MCP");
3104
3105 /* Dump required non-MCP registers */
3106 offset += qed_grc_dump_regs_hdr(dump_buf + offset,
3107 dump, 1, SPLIT_TYPE_NONE, 0,
3108 "MCP");
3109 addr = BYTES_TO_DWORDS(MISC_REG_SHARED_MEM_ADDR);
3110 offset += qed_grc_dump_reg_entry(p_hwfn,
3111 p_ptt,
3112 dump_buf + offset,
3113 dump,
3114 addr,
3115 1,
3116 false, SPLIT_TYPE_NONE, 0);
3117
3118 /* Release MCP */
3119 if (halted && qed_mcp_resume(p_hwfn, p_ptt))
3120 DP_NOTICE(p_hwfn, "Failed to resume MCP after halt!\n");
3121
3122 return offset;
3123}
3124
3125/* Dumps the tbus indirect memory for all PHYs.
3126 * Returns the dumped size in dwords.
3127 */
3128static u32 qed_grc_dump_phy(struct qed_hwfn *p_hwfn,
3129 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3130{
3131 u32 offset = 0, tbus_lo_offset, tbus_hi_offset;
3132 char mem_name[32];
3133 u8 phy_id;
3134
3135 for (phy_id = 0; phy_id < ARRAY_SIZE(s_phy_defs); phy_id++) {
3136 u32 addr_lo_addr, addr_hi_addr, data_lo_addr, data_hi_addr;
3137 struct phy_defs *phy_defs;
3138 u8 *bytes_buf;
3139
3140 phy_defs = &s_phy_defs[phy_id];
3141 addr_lo_addr = phy_defs->base_addr +
3142 phy_defs->tbus_addr_lo_addr;
3143 addr_hi_addr = phy_defs->base_addr +
3144 phy_defs->tbus_addr_hi_addr;
3145 data_lo_addr = phy_defs->base_addr +
3146 phy_defs->tbus_data_lo_addr;
3147 data_hi_addr = phy_defs->base_addr +
3148 phy_defs->tbus_data_hi_addr;
3149
3150 if (snprintf(mem_name, sizeof(mem_name), "tbus_%s",
3151 phy_defs->phy_name) < 0)
3152 DP_NOTICE(p_hwfn,
3153 "Unexpected debug error: invalid PHY memory name\n");
3154
3155 offset += qed_grc_dump_mem_hdr(p_hwfn,
3156 dump_buf + offset,
3157 dump,
3158 mem_name,
3159 0,
3160 PHY_DUMP_SIZE_DWORDS,
3161 16, true, mem_name, 0);
3162
3163 if (!dump) {
3164 offset += PHY_DUMP_SIZE_DWORDS;
3165 continue;
3166 }
3167
3168 bytes_buf = (u8 *)(dump_buf + offset);
3169 for (tbus_hi_offset = 0;
3170 tbus_hi_offset < (NUM_PHY_TBUS_ADDRESSES >> 8);
3171 tbus_hi_offset++) {
3172 qed_wr(p_hwfn, p_ptt, addr_hi_addr, tbus_hi_offset);
3173 for (tbus_lo_offset = 0; tbus_lo_offset < 256;
3174 tbus_lo_offset++) {
3175 qed_wr(p_hwfn,
3176 p_ptt, addr_lo_addr, tbus_lo_offset);
3177 *(bytes_buf++) = (u8)qed_rd(p_hwfn,
3178 p_ptt,
3179 data_lo_addr);
3180 *(bytes_buf++) = (u8)qed_rd(p_hwfn,
3181 p_ptt,
3182 data_hi_addr);
3183 }
3184 }
3185
3186 offset += PHY_DUMP_SIZE_DWORDS;
3187 }
3188
3189 return offset;
3190}
3191
3192static enum dbg_status qed_find_nvram_image(struct qed_hwfn *p_hwfn,
3193 struct qed_ptt *p_ptt,
3194 u32 image_type,
3195 u32 *nvram_offset_bytes,
3196 u32 *nvram_size_bytes);
3197
3198static enum dbg_status qed_nvram_read(struct qed_hwfn *p_hwfn,
3199 struct qed_ptt *p_ptt,
3200 u32 nvram_offset_bytes,
3201 u32 nvram_size_bytes, u32 *ret_buf);
3202
3203/* Dumps the MCP HW dump from NVRAM. Returns the dumped size in dwords. */
3204static u32 qed_grc_dump_mcp_hw_dump(struct qed_hwfn *p_hwfn,
3205 struct qed_ptt *p_ptt,
3206 u32 *dump_buf, bool dump)
3207{
3208 u32 hw_dump_offset_bytes = 0, hw_dump_size_bytes = 0;
3209 u32 hw_dump_size_dwords = 0, offset = 0;
3210 enum dbg_status status;
3211
3212 /* Read HW dump image from NVRAM */
3213 status = qed_find_nvram_image(p_hwfn,
3214 p_ptt,
3215 NVM_TYPE_HW_DUMP_OUT,
3216 &hw_dump_offset_bytes,
3217 &hw_dump_size_bytes);
3218 if (status != DBG_STATUS_OK)
3219 return 0;
3220
3221 hw_dump_size_dwords = BYTES_TO_DWORDS(hw_dump_size_bytes);
3222
3223 /* Dump HW dump image section */
3224 offset += qed_dump_section_hdr(dump_buf + offset,
3225 dump, "mcp_hw_dump", 1);
3226 offset += qed_dump_num_param(dump_buf + offset,
3227 dump, "size", hw_dump_size_dwords);
3228
3229 /* Read MCP HW dump image into dump buffer */
3230 if (dump && hw_dump_size_dwords) {
3231 status = qed_nvram_read(p_hwfn,
3232 p_ptt,
3233 hw_dump_offset_bytes,
3234 hw_dump_size_bytes, dump_buf + offset);
3235 if (status != DBG_STATUS_OK) {
3236 DP_NOTICE(p_hwfn,
3237 "Failed to read MCP HW Dump image from NVRAM\n");
3238 return 0;
3239 }
3240 }
3241 offset += hw_dump_size_dwords;
3242
3243 return offset;
3244}
3245
3246/* Dumps Static Debug data. Returns the dumped size in dwords. */
3247static u32 qed_grc_dump_static_debug(struct qed_hwfn *p_hwfn,
3248 struct qed_ptt *p_ptt,
3249 u32 *dump_buf, bool dump)
3250{
3251 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3252 u32 block_id, line_id, offset = 0, addr, len;
3253
3254 /* Don't dump static debug if a debug bus recording is in progress */
3255 if (dump && qed_rd(p_hwfn, p_ptt, DBG_REG_DBG_BLOCK_ON))
3256 return 0;
3257
3258 if (dump) {
3259 /* Disable debug bus in all blocks */
3260 qed_bus_disable_blocks(p_hwfn, p_ptt);
3261
3262 qed_bus_reset_dbg_block(p_hwfn, p_ptt);
3263 qed_wr(p_hwfn,
3264 p_ptt, DBG_REG_FRAMING_MODE, DBG_BUS_FRAME_MODE_8HW);
3265 qed_wr(p_hwfn,
3266 p_ptt, DBG_REG_DEBUG_TARGET, DBG_BUS_TARGET_ID_INT_BUF);
3267 qed_wr(p_hwfn, p_ptt, DBG_REG_FULL_MODE, 1);
3268 qed_bus_enable_dbg_block(p_hwfn, p_ptt, true);
3269 }
3270
3271 /* Dump all static debug lines for each relevant block */
3272 for (block_id = 0; block_id < MAX_BLOCK_ID; block_id++) {
3273 const struct dbg_block_chip *block_per_chip;
3274 const struct dbg_block *block;
3275 bool is_removed, has_dbg_bus;
3276 u16 modes_buf_offset;
3277 u32 block_dwords;
3278
3279 block_per_chip =
3280 qed_get_dbg_block_per_chip(p_hwfn, (enum block_id)block_id);
3281 is_removed = GET_FIELD(block_per_chip->flags,
3282 DBG_BLOCK_CHIP_IS_REMOVED);
3283 has_dbg_bus = GET_FIELD(block_per_chip->flags,
3284 DBG_BLOCK_CHIP_HAS_DBG_BUS);
3285
3286 /* read+clear for NWS parity is not working, skip NWS block */
3287 if (block_id == BLOCK_NWS)
3288 continue;
3289
3290 if (!is_removed && has_dbg_bus &&
3291 GET_FIELD(block_per_chip->dbg_bus_mode.data,
3292 DBG_MODE_HDR_EVAL_MODE) > 0) {
3293 modes_buf_offset =
3294 GET_FIELD(block_per_chip->dbg_bus_mode.data,
3295 DBG_MODE_HDR_MODES_BUF_OFFSET);
3296 if (!qed_is_mode_match(p_hwfn, &modes_buf_offset))
3297 has_dbg_bus = false;
3298 }
3299
3300 if (is_removed || !has_dbg_bus)
3301 continue;
3302
3303 block_dwords = NUM_DBG_LINES(block_per_chip) *
3304 STATIC_DEBUG_LINE_DWORDS;
3305
3306 /* Dump static section params */
3307 block = get_dbg_block(p_hwfn, (enum block_id)block_id);
3308 offset += qed_grc_dump_mem_hdr(p_hwfn,
3309 dump_buf + offset,
3310 dump,
3311 block->name,
3312 0,
3313 block_dwords,
3314 32, false, "STATIC", 0);
3315
3316 if (!dump) {
3317 offset += block_dwords;
3318 continue;
3319 }
3320
3321 /* If all lines are invalid - dump zeros */
3322 if (dev_data->block_in_reset[block_id]) {
3323 memset(dump_buf + offset, 0,
3324 DWORDS_TO_BYTES(block_dwords));
3325 offset += block_dwords;
3326 continue;
3327 }
3328
3329 /* Enable block's client */
3330 qed_bus_enable_clients(p_hwfn,
3331 p_ptt,
3332 BIT(block_per_chip->dbg_client_id));
3333
3334 addr = BYTES_TO_DWORDS(DBG_REG_CALENDAR_OUT_DATA);
3335 len = STATIC_DEBUG_LINE_DWORDS;
3336 for (line_id = 0; line_id < (u32)NUM_DBG_LINES(block_per_chip);
3337 line_id++) {
3338 /* Configure debug line ID */
3339 qed_bus_config_dbg_line(p_hwfn,
3340 p_ptt,
3341 (enum block_id)block_id,
3342 (u8)line_id, 0xf, 0, 0, 0);
3343
3344 /* Read debug line info */
3345 offset += qed_grc_dump_addr_range(p_hwfn,
3346 p_ptt,
3347 dump_buf + offset,
3348 dump,
3349 addr,
3350 len,
3351 true, SPLIT_TYPE_NONE,
3352 0);
3353 }
3354
3355 /* Disable block's client and debug output */
3356 qed_bus_enable_clients(p_hwfn, p_ptt, 0);
3357 qed_bus_config_dbg_line(p_hwfn, p_ptt,
3358 (enum block_id)block_id, 0, 0, 0, 0, 0);
3359 }
3360
3361 if (dump) {
3362 qed_bus_enable_dbg_block(p_hwfn, p_ptt, false);
3363 qed_bus_enable_clients(p_hwfn, p_ptt, 0);
3364 }
3365
3366 return offset;
3367}
3368
3369/* Performs GRC Dump to the specified buffer.
3370 * Returns the dumped size in dwords.
3371 */
3372static enum dbg_status qed_grc_dump(struct qed_hwfn *p_hwfn,
3373 struct qed_ptt *p_ptt,
3374 u32 *dump_buf,
3375 bool dump, u32 *num_dumped_dwords)
3376{
3377 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3378 u32 dwords_read, offset = 0;
3379 bool parities_masked = false;
3380 u8 i;
3381
3382 *num_dumped_dwords = 0;
3383 dev_data->num_regs_read = 0;
3384
3385 /* Update reset state */
3386 if (dump)
3387 qed_update_blocks_reset_state(p_hwfn, p_ptt);
3388
3389 /* Dump global params */
3390 offset += qed_dump_common_global_params(p_hwfn,
3391 p_ptt,
3392 dump_buf + offset, dump, 4);
3393 offset += qed_dump_str_param(dump_buf + offset,
3394 dump, "dump-type", "grc-dump");
3395 offset += qed_dump_num_param(dump_buf + offset,
3396 dump,
3397 "num-lcids",
3398 NUM_OF_LCIDS);
3399 offset += qed_dump_num_param(dump_buf + offset,
3400 dump,
3401 "num-ltids",
3402 NUM_OF_LTIDS);
3403 offset += qed_dump_num_param(dump_buf + offset,
3404 dump, "num-ports", dev_data->num_ports);
3405
3406 /* Dump reset registers (dumped before taking blocks out of reset ) */
3407 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_REGS))
3408 offset += qed_grc_dump_reset_regs(p_hwfn,
3409 p_ptt,
3410 dump_buf + offset, dump);
3411
3412 /* Take all blocks out of reset (using reset registers) */
3413 if (dump) {
3414 qed_grc_unreset_blocks(p_hwfn, p_ptt, false);
3415 qed_update_blocks_reset_state(p_hwfn, p_ptt);
3416 }
3417
3418 /* Disable all parities using MFW command */
3419 if (dump &&
3420 !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP)) {
3421 parities_masked = !qed_mcp_mask_parities(p_hwfn, p_ptt, 1);
3422 if (!parities_masked) {
3423 DP_NOTICE(p_hwfn,
3424 "Failed to mask parities using MFW\n");
3425 if (qed_grc_get_param
3426 (p_hwfn, DBG_GRC_PARAM_PARITY_SAFE))
3427 return DBG_STATUS_MCP_COULD_NOT_MASK_PRTY;
3428 }
3429 }
3430
3431 /* Dump modified registers (dumped before modifying them) */
3432 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_REGS))
3433 offset += qed_grc_dump_modified_regs(p_hwfn,
3434 p_ptt,
3435 dump_buf + offset, dump);
3436
3437 /* Stall storms */
3438 if (dump &&
3439 (qed_grc_is_included(p_hwfn,
3440 DBG_GRC_PARAM_DUMP_IOR) ||
3441 qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_VFC)))
3442 qed_grc_stall_storms(p_hwfn, p_ptt, true);
3443
3444 /* Dump all regs */
3445 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_REGS)) {
3446 bool block_enable[MAX_BLOCK_ID];
3447
3448 /* Dump all blocks except MCP */
3449 for (i = 0; i < MAX_BLOCK_ID; i++)
3450 block_enable[i] = true;
3451 block_enable[BLOCK_MCP] = false;
3452 offset += qed_grc_dump_registers(p_hwfn,
3453 p_ptt,
3454 dump_buf +
3455 offset,
3456 dump,
3457 block_enable, NULL);
3458
3459 /* Dump special registers */
3460 offset += qed_grc_dump_special_regs(p_hwfn,
3461 p_ptt,
3462 dump_buf + offset, dump);
3463 }
3464
3465 /* Dump memories */
3466 offset += qed_grc_dump_memories(p_hwfn, p_ptt, dump_buf + offset, dump);
3467
3468 /* Dump MCP */
3469 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_MCP))
3470 offset += qed_grc_dump_mcp(p_hwfn,
3471 p_ptt, dump_buf + offset, dump);
3472
3473 /* Dump context */
3474 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_CM_CTX))
3475 offset += qed_grc_dump_ctx(p_hwfn,
3476 p_ptt, dump_buf + offset, dump);
3477
3478 /* Dump RSS memories */
3479 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_RSS))
3480 offset += qed_grc_dump_rss(p_hwfn,
3481 p_ptt, dump_buf + offset, dump);
3482
3483 /* Dump Big RAM */
3484 for (i = 0; i < NUM_BIG_RAM_TYPES; i++)
3485 if (qed_grc_is_included(p_hwfn, s_big_ram_defs[i].grc_param))
3486 offset += qed_grc_dump_big_ram(p_hwfn,
3487 p_ptt,
3488 dump_buf + offset,
3489 dump, i);
3490
3491 /* Dump VFC */
3492 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_VFC)) {
3493 dwords_read = qed_grc_dump_vfc(p_hwfn,
3494 p_ptt, dump_buf + offset, dump);
3495 offset += dwords_read;
3496 if (!dwords_read)
3497 return DBG_STATUS_VFC_READ_ERROR;
3498 }
3499
3500 /* Dump PHY tbus */
3501 if (qed_grc_is_included(p_hwfn,
3502 DBG_GRC_PARAM_DUMP_PHY) && dev_data->chip_id ==
3503 CHIP_K2 && dev_data->hw_type == HW_TYPE_ASIC)
3504 offset += qed_grc_dump_phy(p_hwfn,
3505 p_ptt, dump_buf + offset, dump);
3506
3507 /* Dump MCP HW Dump */
3508 if (qed_grc_is_included(p_hwfn, DBG_GRC_PARAM_DUMP_MCP_HW_DUMP) &&
3509 !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP) && 1)
3510 offset += qed_grc_dump_mcp_hw_dump(p_hwfn,
3511 p_ptt,
3512 dump_buf + offset, dump);
3513
3514 /* Dump static debug data (only if not during debug bus recording) */
3515 if (qed_grc_is_included(p_hwfn,
3516 DBG_GRC_PARAM_DUMP_STATIC) &&
3517 (!dump || dev_data->bus.state == DBG_BUS_STATE_IDLE))
3518 offset += qed_grc_dump_static_debug(p_hwfn,
3519 p_ptt,
3520 dump_buf + offset, dump);
3521
3522 /* Dump last section */
3523 offset += qed_dump_last_section(dump_buf, offset, dump);
3524
3525 if (dump) {
3526 /* Unstall storms */
3527 if (qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_UNSTALL))
3528 qed_grc_stall_storms(p_hwfn, p_ptt, false);
3529
3530 /* Clear parity status */
3531 qed_grc_clear_all_prty(p_hwfn, p_ptt);
3532
3533 /* Enable all parities using MFW command */
3534 if (parities_masked)
3535 qed_mcp_mask_parities(p_hwfn, p_ptt, 0);
3536 }
3537
3538 *num_dumped_dwords = offset;
3539
3540 return DBG_STATUS_OK;
3541}
3542
3543/* Writes the specified failing Idle Check rule to the specified buffer.
3544 * Returns the dumped size in dwords.
3545 */
3546static u32 qed_idle_chk_dump_failure(struct qed_hwfn *p_hwfn,
3547 struct qed_ptt *p_ptt,
3548 u32 *
3549 dump_buf,
3550 bool dump,
3551 u16 rule_id,
3552 const struct dbg_idle_chk_rule *rule,
3553 u16 fail_entry_id, u32 *cond_reg_values)
3554{
3555 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3556 const struct dbg_idle_chk_cond_reg *cond_regs;
3557 const struct dbg_idle_chk_info_reg *info_regs;
3558 u32 i, next_reg_offset = 0, offset = 0;
3559 struct dbg_idle_chk_result_hdr *hdr;
3560 const union dbg_idle_chk_reg *regs;
3561 u8 reg_id;
3562
3563 hdr = (struct dbg_idle_chk_result_hdr *)dump_buf;
3564 regs = (const union dbg_idle_chk_reg *)
3565 p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_REGS].ptr +
3566 rule->reg_offset;
3567 cond_regs = ®s[0].cond_reg;
3568 info_regs = ®s[rule->num_cond_regs].info_reg;
3569
3570 /* Dump rule data */
3571 if (dump) {
3572 memset(hdr, 0, sizeof(*hdr));
3573 hdr->rule_id = rule_id;
3574 hdr->mem_entry_id = fail_entry_id;
3575 hdr->severity = rule->severity;
3576 hdr->num_dumped_cond_regs = rule->num_cond_regs;
3577 }
3578
3579 offset += IDLE_CHK_RESULT_HDR_DWORDS;
3580
3581 /* Dump condition register values */
3582 for (reg_id = 0; reg_id < rule->num_cond_regs; reg_id++) {
3583 const struct dbg_idle_chk_cond_reg *reg = &cond_regs[reg_id];
3584 struct dbg_idle_chk_result_reg_hdr *reg_hdr;
3585
3586 reg_hdr =
3587 (struct dbg_idle_chk_result_reg_hdr *)(dump_buf + offset);
3588
3589 /* Write register header */
3590 if (!dump) {
3591 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS +
3592 reg->entry_size;
3593 continue;
3594 }
3595
3596 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS;
3597 memset(reg_hdr, 0, sizeof(*reg_hdr));
3598 reg_hdr->start_entry = reg->start_entry;
3599 reg_hdr->size = reg->entry_size;
3600 SET_FIELD(reg_hdr->data,
3601 DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM,
3602 reg->num_entries > 1 || reg->start_entry > 0 ? 1 : 0);
3603 SET_FIELD(reg_hdr->data,
3604 DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID, reg_id);
3605
3606 /* Write register values */
3607 for (i = 0; i < reg_hdr->size; i++, next_reg_offset++, offset++)
3608 dump_buf[offset] = cond_reg_values[next_reg_offset];
3609 }
3610
3611 /* Dump info register values */
3612 for (reg_id = 0; reg_id < rule->num_info_regs; reg_id++) {
3613 const struct dbg_idle_chk_info_reg *reg = &info_regs[reg_id];
3614 u32 block_id;
3615
3616 /* Check if register's block is in reset */
3617 if (!dump) {
3618 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS + reg->size;
3619 continue;
3620 }
3621
3622 block_id = GET_FIELD(reg->data, DBG_IDLE_CHK_INFO_REG_BLOCK_ID);
3623 if (block_id >= MAX_BLOCK_ID) {
3624 DP_NOTICE(p_hwfn, "Invalid block_id\n");
3625 return 0;
3626 }
3627
3628 if (!dev_data->block_in_reset[block_id]) {
3629 struct dbg_idle_chk_result_reg_hdr *reg_hdr;
3630 bool wide_bus, eval_mode, mode_match = true;
3631 u16 modes_buf_offset;
3632 u32 addr;
3633
3634 reg_hdr = (struct dbg_idle_chk_result_reg_hdr *)
3635 (dump_buf + offset);
3636
3637 /* Check mode */
3638 eval_mode = GET_FIELD(reg->mode.data,
3639 DBG_MODE_HDR_EVAL_MODE) > 0;
3640 if (eval_mode) {
3641 modes_buf_offset =
3642 GET_FIELD(reg->mode.data,
3643 DBG_MODE_HDR_MODES_BUF_OFFSET);
3644 mode_match =
3645 qed_is_mode_match(p_hwfn,
3646 &modes_buf_offset);
3647 }
3648
3649 if (!mode_match)
3650 continue;
3651
3652 addr = GET_FIELD(reg->data,
3653 DBG_IDLE_CHK_INFO_REG_ADDRESS);
3654 wide_bus = GET_FIELD(reg->data,
3655 DBG_IDLE_CHK_INFO_REG_WIDE_BUS);
3656
3657 /* Write register header */
3658 offset += IDLE_CHK_RESULT_REG_HDR_DWORDS;
3659 hdr->num_dumped_info_regs++;
3660 memset(reg_hdr, 0, sizeof(*reg_hdr));
3661 reg_hdr->size = reg->size;
3662 SET_FIELD(reg_hdr->data,
3663 DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID,
3664 rule->num_cond_regs + reg_id);
3665
3666 /* Write register values */
3667 offset += qed_grc_dump_addr_range(p_hwfn,
3668 p_ptt,
3669 dump_buf + offset,
3670 dump,
3671 addr,
3672 reg->size, wide_bus,
3673 SPLIT_TYPE_NONE, 0);
3674 }
3675 }
3676
3677 return offset;
3678}
3679
3680/* Dumps idle check rule entries. Returns the dumped size in dwords. */
3681static u32
3682qed_idle_chk_dump_rule_entries(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt,
3683 u32 *dump_buf, bool dump,
3684 const struct dbg_idle_chk_rule *input_rules,
3685 u32 num_input_rules, u32 *num_failing_rules)
3686{
3687 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
3688 u32 cond_reg_values[IDLE_CHK_MAX_ENTRIES_SIZE];
3689 u32 i, offset = 0;
3690 u16 entry_id;
3691 u8 reg_id;
3692
3693 *num_failing_rules = 0;
3694
3695 for (i = 0; i < num_input_rules; i++) {
3696 const struct dbg_idle_chk_cond_reg *cond_regs;
3697 const struct dbg_idle_chk_rule *rule;
3698 const union dbg_idle_chk_reg *regs;
3699 u16 num_reg_entries = 1;
3700 bool check_rule = true;
3701 const u32 *imm_values;
3702
3703 rule = &input_rules[i];
3704 regs = (const union dbg_idle_chk_reg *)
3705 p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_REGS].ptr +
3706 rule->reg_offset;
3707 cond_regs = ®s[0].cond_reg;
3708 imm_values =
3709 (u32 *)p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_IMMS].ptr +
3710 rule->imm_offset;
3711
3712 /* Check if all condition register blocks are out of reset, and
3713 * find maximal number of entries (all condition registers that
3714 * are memories must have the same size, which is > 1).
3715 */
3716 for (reg_id = 0; reg_id < rule->num_cond_regs && check_rule;
3717 reg_id++) {
3718 u32 block_id =
3719 GET_FIELD(cond_regs[reg_id].data,
3720 DBG_IDLE_CHK_COND_REG_BLOCK_ID);
3721
3722 if (block_id >= MAX_BLOCK_ID) {
3723 DP_NOTICE(p_hwfn, "Invalid block_id\n");
3724 return 0;
3725 }
3726
3727 check_rule = !dev_data->block_in_reset[block_id];
3728 if (cond_regs[reg_id].num_entries > num_reg_entries)
3729 num_reg_entries = cond_regs[reg_id].num_entries;
3730 }
3731
3732 if (!check_rule && dump)
3733 continue;
3734
3735 if (!dump) {
3736 u32 entry_dump_size =
3737 qed_idle_chk_dump_failure(p_hwfn,
3738 p_ptt,
3739 dump_buf + offset,
3740 false,
3741 rule->rule_id,
3742 rule,
3743 0,
3744 NULL);
3745
3746 offset += num_reg_entries * entry_dump_size;
3747 (*num_failing_rules) += num_reg_entries;
3748 continue;
3749 }
3750
3751 /* Go over all register entries (number of entries is the same
3752 * for all condition registers).
3753 */
3754 for (entry_id = 0; entry_id < num_reg_entries; entry_id++) {
3755 u32 next_reg_offset = 0;
3756
3757 /* Read current entry of all condition registers */
3758 for (reg_id = 0; reg_id < rule->num_cond_regs;
3759 reg_id++) {
3760 const struct dbg_idle_chk_cond_reg *reg =
3761 &cond_regs[reg_id];
3762 u32 padded_entry_size, addr;
3763 bool wide_bus;
3764
3765 /* Find GRC address (if it's a memory, the
3766 * address of the specific entry is calculated).
3767 */
3768 addr = GET_FIELD(reg->data,
3769 DBG_IDLE_CHK_COND_REG_ADDRESS);
3770 wide_bus =
3771 GET_FIELD(reg->data,
3772 DBG_IDLE_CHK_COND_REG_WIDE_BUS);
3773 if (reg->num_entries > 1 ||
3774 reg->start_entry > 0) {
3775 padded_entry_size =
3776 reg->entry_size > 1 ?
3777 roundup_pow_of_two(reg->entry_size) :
3778 1;
3779 addr += (reg->start_entry + entry_id) *
3780 padded_entry_size;
3781 }
3782
3783 /* Read registers */
3784 if (next_reg_offset + reg->entry_size >=
3785 IDLE_CHK_MAX_ENTRIES_SIZE) {
3786 DP_NOTICE(p_hwfn,
3787 "idle check registers entry is too large\n");
3788 return 0;
3789 }
3790
3791 next_reg_offset +=
3792 qed_grc_dump_addr_range(p_hwfn, p_ptt,
3793 cond_reg_values +
3794 next_reg_offset,
3795 dump, addr,
3796 reg->entry_size,
3797 wide_bus,
3798 SPLIT_TYPE_NONE, 0);
3799 }
3800
3801 /* Call rule condition function.
3802 * If returns true, it's a failure.
3803 */
3804 if ((*cond_arr[rule->cond_id]) (cond_reg_values,
3805 imm_values)) {
3806 offset += qed_idle_chk_dump_failure(p_hwfn,
3807 p_ptt,
3808 dump_buf + offset,
3809 dump,
3810 rule->rule_id,
3811 rule,
3812 entry_id,
3813 cond_reg_values);
3814 (*num_failing_rules)++;
3815 }
3816 }
3817 }
3818
3819 return offset;
3820}
3821
3822/* Performs Idle Check Dump to the specified buffer.
3823 * Returns the dumped size in dwords.
3824 */
3825static u32 qed_idle_chk_dump(struct qed_hwfn *p_hwfn,
3826 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
3827{
3828 struct virt_mem_desc *dbg_buf =
3829 &p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_RULES];
3830 u32 num_failing_rules_offset, offset = 0,
3831 input_offset = 0, num_failing_rules = 0;
3832
3833 /* Dump global params - 1 must match below amount of params */
3834 offset += qed_dump_common_global_params(p_hwfn,
3835 p_ptt,
3836 dump_buf + offset, dump, 1);
3837 offset += qed_dump_str_param(dump_buf + offset,
3838 dump, "dump-type", "idle-chk");
3839
3840 /* Dump idle check section header with a single parameter */
3841 offset += qed_dump_section_hdr(dump_buf + offset, dump, "idle_chk", 1);
3842 num_failing_rules_offset = offset;
3843 offset += qed_dump_num_param(dump_buf + offset, dump, "num_rules", 0);
3844
3845 while (input_offset < BYTES_TO_DWORDS(dbg_buf->size)) {
3846 const struct dbg_idle_chk_cond_hdr *cond_hdr =
3847 (const struct dbg_idle_chk_cond_hdr *)dbg_buf->ptr +
3848 input_offset++;
3849 bool eval_mode, mode_match = true;
3850 u32 curr_failing_rules;
3851 u16 modes_buf_offset;
3852
3853 /* Check mode */
3854 eval_mode = GET_FIELD(cond_hdr->mode.data,
3855 DBG_MODE_HDR_EVAL_MODE) > 0;
3856 if (eval_mode) {
3857 modes_buf_offset =
3858 GET_FIELD(cond_hdr->mode.data,
3859 DBG_MODE_HDR_MODES_BUF_OFFSET);
3860 mode_match = qed_is_mode_match(p_hwfn,
3861 &modes_buf_offset);
3862 }
3863
3864 if (mode_match) {
3865 const struct dbg_idle_chk_rule *rule =
3866 (const struct dbg_idle_chk_rule *)((u32 *)
3867 dbg_buf->ptr
3868 + input_offset);
3869 u32 num_input_rules =
3870 cond_hdr->data_size / IDLE_CHK_RULE_SIZE_DWORDS;
3871 offset +=
3872 qed_idle_chk_dump_rule_entries(p_hwfn,
3873 p_ptt,
3874 dump_buf +
3875 offset,
3876 dump,
3877 rule,
3878 num_input_rules,
3879 &curr_failing_rules);
3880 num_failing_rules += curr_failing_rules;
3881 }
3882
3883 input_offset += cond_hdr->data_size;
3884 }
3885
3886 /* Overwrite num_rules parameter */
3887 if (dump)
3888 qed_dump_num_param(dump_buf + num_failing_rules_offset,
3889 dump, "num_rules", num_failing_rules);
3890
3891 /* Dump last section */
3892 offset += qed_dump_last_section(dump_buf, offset, dump);
3893
3894 return offset;
3895}
3896
3897/* Finds the meta data image in NVRAM */
3898static enum dbg_status qed_find_nvram_image(struct qed_hwfn *p_hwfn,
3899 struct qed_ptt *p_ptt,
3900 u32 image_type,
3901 u32 *nvram_offset_bytes,
3902 u32 *nvram_size_bytes)
3903{
3904 u32 ret_mcp_resp, ret_mcp_param, ret_txn_size;
3905 struct mcp_file_att file_att;
3906 int nvm_result;
3907
3908 /* Call NVRAM get file command */
3909 nvm_result = qed_mcp_nvm_rd_cmd(p_hwfn,
3910 p_ptt,
3911 DRV_MSG_CODE_NVM_GET_FILE_ATT,
3912 image_type,
3913 &ret_mcp_resp,
3914 &ret_mcp_param,
3915 &ret_txn_size, (u32 *)&file_att);
3916
3917 /* Check response */
3918 if (nvm_result ||
3919 (ret_mcp_resp & FW_MSG_CODE_MASK) != FW_MSG_CODE_NVM_OK)
3920 return DBG_STATUS_NVRAM_GET_IMAGE_FAILED;
3921
3922 /* Update return values */
3923 *nvram_offset_bytes = file_att.nvm_start_addr;
3924 *nvram_size_bytes = file_att.len;
3925
3926 DP_VERBOSE(p_hwfn,
3927 QED_MSG_DEBUG,
3928 "find_nvram_image: found NVRAM image of type %d in NVRAM offset %d bytes with size %d bytes\n",
3929 image_type, *nvram_offset_bytes, *nvram_size_bytes);
3930
3931 /* Check alignment */
3932 if (*nvram_size_bytes & 0x3)
3933 return DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE;
3934
3935 return DBG_STATUS_OK;
3936}
3937
3938/* Reads data from NVRAM */
3939static enum dbg_status qed_nvram_read(struct qed_hwfn *p_hwfn,
3940 struct qed_ptt *p_ptt,
3941 u32 nvram_offset_bytes,
3942 u32 nvram_size_bytes, u32 *ret_buf)
3943{
3944 u32 ret_mcp_resp, ret_mcp_param, ret_read_size, bytes_to_copy;
3945 s32 bytes_left = nvram_size_bytes;
3946 u32 read_offset = 0, param = 0;
3947
3948 DP_VERBOSE(p_hwfn,
3949 QED_MSG_DEBUG,
3950 "nvram_read: reading image of size %d bytes from NVRAM\n",
3951 nvram_size_bytes);
3952
3953 do {
3954 bytes_to_copy =
3955 (bytes_left >
3956 MCP_DRV_NVM_BUF_LEN) ? MCP_DRV_NVM_BUF_LEN : bytes_left;
3957
3958 /* Call NVRAM read command */
3959 SET_MFW_FIELD(param,
3960 DRV_MB_PARAM_NVM_OFFSET,
3961 nvram_offset_bytes + read_offset);
3962 SET_MFW_FIELD(param, DRV_MB_PARAM_NVM_LEN, bytes_to_copy);
3963 if (qed_mcp_nvm_rd_cmd(p_hwfn, p_ptt,
3964 DRV_MSG_CODE_NVM_READ_NVRAM, param,
3965 &ret_mcp_resp,
3966 &ret_mcp_param, &ret_read_size,
3967 (u32 *)((u8 *)ret_buf + read_offset)))
3968 return DBG_STATUS_NVRAM_READ_FAILED;
3969
3970 /* Check response */
3971 if ((ret_mcp_resp & FW_MSG_CODE_MASK) != FW_MSG_CODE_NVM_OK)
3972 return DBG_STATUS_NVRAM_READ_FAILED;
3973
3974 /* Update read offset */
3975 read_offset += ret_read_size;
3976 bytes_left -= ret_read_size;
3977 } while (bytes_left > 0);
3978
3979 return DBG_STATUS_OK;
3980}
3981
3982/* Get info on the MCP Trace data in the scratchpad:
3983 * - trace_data_grc_addr (OUT): trace data GRC address in bytes
3984 * - trace_data_size (OUT): trace data size in bytes (without the header)
3985 */
3986static enum dbg_status qed_mcp_trace_get_data_info(struct qed_hwfn *p_hwfn,
3987 struct qed_ptt *p_ptt,
3988 u32 *trace_data_grc_addr,
3989 u32 *trace_data_size)
3990{
3991 u32 spad_trace_offsize, signature;
3992
3993 /* Read trace section offsize structure from MCP scratchpad */
3994 spad_trace_offsize = qed_rd(p_hwfn, p_ptt, MCP_SPAD_TRACE_OFFSIZE_ADDR);
3995
3996 /* Extract trace section address from offsize (in scratchpad) */
3997 *trace_data_grc_addr =
3998 MCP_REG_SCRATCH + SECTION_OFFSET(spad_trace_offsize);
3999
4000 /* Read signature from MCP trace section */
4001 signature = qed_rd(p_hwfn, p_ptt,
4002 *trace_data_grc_addr +
4003 offsetof(struct mcp_trace, signature));
4004
4005 if (signature != MFW_TRACE_SIGNATURE)
4006 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
4007
4008 /* Read trace size from MCP trace section */
4009 *trace_data_size = qed_rd(p_hwfn,
4010 p_ptt,
4011 *trace_data_grc_addr +
4012 offsetof(struct mcp_trace, size));
4013
4014 return DBG_STATUS_OK;
4015}
4016
4017/* Reads MCP trace meta data image from NVRAM
4018 * - running_bundle_id (OUT): running bundle ID (invalid when loaded from file)
4019 * - trace_meta_offset (OUT): trace meta offset in NVRAM in bytes (invalid when
4020 * loaded from file).
4021 * - trace_meta_size (OUT): size in bytes of the trace meta data.
4022 */
4023static enum dbg_status qed_mcp_trace_get_meta_info(struct qed_hwfn *p_hwfn,
4024 struct qed_ptt *p_ptt,
4025 u32 trace_data_size_bytes,
4026 u32 *running_bundle_id,
4027 u32 *trace_meta_offset,
4028 u32 *trace_meta_size)
4029{
4030 u32 spad_trace_offsize, nvram_image_type, running_mfw_addr;
4031
4032 /* Read MCP trace section offsize structure from MCP scratchpad */
4033 spad_trace_offsize = qed_rd(p_hwfn, p_ptt, MCP_SPAD_TRACE_OFFSIZE_ADDR);
4034
4035 /* Find running bundle ID */
4036 running_mfw_addr =
4037 MCP_REG_SCRATCH + SECTION_OFFSET(spad_trace_offsize) +
4038 QED_SECTION_SIZE(spad_trace_offsize) + trace_data_size_bytes;
4039 *running_bundle_id = qed_rd(p_hwfn, p_ptt, running_mfw_addr);
4040 if (*running_bundle_id > 1)
4041 return DBG_STATUS_INVALID_NVRAM_BUNDLE;
4042
4043 /* Find image in NVRAM */
4044 nvram_image_type =
4045 (*running_bundle_id ==
4046 DIR_ID_1) ? NVM_TYPE_MFW_TRACE1 : NVM_TYPE_MFW_TRACE2;
4047 return qed_find_nvram_image(p_hwfn,
4048 p_ptt,
4049 nvram_image_type,
4050 trace_meta_offset, trace_meta_size);
4051}
4052
4053/* Reads the MCP Trace meta data from NVRAM into the specified buffer */
4054static enum dbg_status qed_mcp_trace_read_meta(struct qed_hwfn *p_hwfn,
4055 struct qed_ptt *p_ptt,
4056 u32 nvram_offset_in_bytes,
4057 u32 size_in_bytes, u32 *buf)
4058{
4059 u8 modules_num, module_len, i, *byte_buf = (u8 *)buf;
4060 enum dbg_status status;
4061 u32 signature;
4062
4063 /* Read meta data from NVRAM */
4064 status = qed_nvram_read(p_hwfn,
4065 p_ptt,
4066 nvram_offset_in_bytes, size_in_bytes, buf);
4067 if (status != DBG_STATUS_OK)
4068 return status;
4069
4070 /* Extract and check first signature */
4071 signature = qed_read_unaligned_dword(byte_buf);
4072 byte_buf += sizeof(signature);
4073 if (signature != NVM_MAGIC_VALUE)
4074 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
4075
4076 /* Extract number of modules */
4077 modules_num = *(byte_buf++);
4078
4079 /* Skip all modules */
4080 for (i = 0; i < modules_num; i++) {
4081 module_len = *(byte_buf++);
4082 byte_buf += module_len;
4083 }
4084
4085 /* Extract and check second signature */
4086 signature = qed_read_unaligned_dword(byte_buf);
4087 byte_buf += sizeof(signature);
4088 if (signature != NVM_MAGIC_VALUE)
4089 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
4090
4091 return DBG_STATUS_OK;
4092}
4093
4094/* Dump MCP Trace */
4095static enum dbg_status qed_mcp_trace_dump(struct qed_hwfn *p_hwfn,
4096 struct qed_ptt *p_ptt,
4097 u32 *dump_buf,
4098 bool dump, u32 *num_dumped_dwords)
4099{
4100 u32 trace_data_grc_addr, trace_data_size_bytes, trace_data_size_dwords;
4101 u32 trace_meta_size_dwords = 0, running_bundle_id, offset = 0;
4102 u32 trace_meta_offset_bytes = 0, trace_meta_size_bytes = 0;
4103 enum dbg_status status;
4104 int halted = 0;
4105 bool use_mfw;
4106
4107 *num_dumped_dwords = 0;
4108
4109 use_mfw = !qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_NO_MCP);
4110
4111 /* Get trace data info */
4112 status = qed_mcp_trace_get_data_info(p_hwfn,
4113 p_ptt,
4114 &trace_data_grc_addr,
4115 &trace_data_size_bytes);
4116 if (status != DBG_STATUS_OK)
4117 return status;
4118
4119 /* Dump global params */
4120 offset += qed_dump_common_global_params(p_hwfn,
4121 p_ptt,
4122 dump_buf + offset, dump, 1);
4123 offset += qed_dump_str_param(dump_buf + offset,
4124 dump, "dump-type", "mcp-trace");
4125
4126 /* Halt MCP while reading from scratchpad so the read data will be
4127 * consistent. if halt fails, MCP trace is taken anyway, with a small
4128 * risk that it may be corrupt.
4129 */
4130 if (dump && use_mfw) {
4131 halted = !qed_mcp_halt(p_hwfn, p_ptt);
4132 if (!halted)
4133 DP_NOTICE(p_hwfn, "MCP halt failed!\n");
4134 }
4135
4136 /* Find trace data size */
4137 trace_data_size_dwords =
4138 DIV_ROUND_UP(trace_data_size_bytes + sizeof(struct mcp_trace),
4139 BYTES_IN_DWORD);
4140
4141 /* Dump trace data section header and param */
4142 offset += qed_dump_section_hdr(dump_buf + offset,
4143 dump, "mcp_trace_data", 1);
4144 offset += qed_dump_num_param(dump_buf + offset,
4145 dump, "size", trace_data_size_dwords);
4146
4147 /* Read trace data from scratchpad into dump buffer */
4148 offset += qed_grc_dump_addr_range(p_hwfn,
4149 p_ptt,
4150 dump_buf + offset,
4151 dump,
4152 BYTES_TO_DWORDS(trace_data_grc_addr),
4153 trace_data_size_dwords, false,
4154 SPLIT_TYPE_NONE, 0);
4155
4156 /* Resume MCP (only if halt succeeded) */
4157 if (halted && qed_mcp_resume(p_hwfn, p_ptt))
4158 DP_NOTICE(p_hwfn, "Failed to resume MCP after halt!\n");
4159
4160 /* Dump trace meta section header */
4161 offset += qed_dump_section_hdr(dump_buf + offset,
4162 dump, "mcp_trace_meta", 1);
4163
4164 /* If MCP Trace meta size parameter was set, use it.
4165 * Otherwise, read trace meta.
4166 * trace_meta_size_bytes is dword-aligned.
4167 */
4168 trace_meta_size_bytes =
4169 qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_MCP_TRACE_META_SIZE);
4170 if ((!trace_meta_size_bytes || dump) && use_mfw)
4171 status = qed_mcp_trace_get_meta_info(p_hwfn,
4172 p_ptt,
4173 trace_data_size_bytes,
4174 &running_bundle_id,
4175 &trace_meta_offset_bytes,
4176 &trace_meta_size_bytes);
4177 if (status == DBG_STATUS_OK)
4178 trace_meta_size_dwords = BYTES_TO_DWORDS(trace_meta_size_bytes);
4179
4180 /* Dump trace meta size param */
4181 offset += qed_dump_num_param(dump_buf + offset,
4182 dump, "size", trace_meta_size_dwords);
4183
4184 /* Read trace meta image into dump buffer */
4185 if (dump && trace_meta_size_dwords)
4186 status = qed_mcp_trace_read_meta(p_hwfn,
4187 p_ptt,
4188 trace_meta_offset_bytes,
4189 trace_meta_size_bytes,
4190 dump_buf + offset);
4191 if (status == DBG_STATUS_OK)
4192 offset += trace_meta_size_dwords;
4193
4194 /* Dump last section */
4195 offset += qed_dump_last_section(dump_buf, offset, dump);
4196
4197 *num_dumped_dwords = offset;
4198
4199 /* If no mcp access, indicate that the dump doesn't contain the meta
4200 * data from NVRAM.
4201 */
4202 return use_mfw ? status : DBG_STATUS_NVRAM_GET_IMAGE_FAILED;
4203}
4204
4205/* Dump GRC FIFO */
4206static enum dbg_status qed_reg_fifo_dump(struct qed_hwfn *p_hwfn,
4207 struct qed_ptt *p_ptt,
4208 u32 *dump_buf,
4209 bool dump, u32 *num_dumped_dwords)
4210{
4211 u32 dwords_read, size_param_offset, offset = 0, addr, len;
4212 bool fifo_has_data;
4213
4214 *num_dumped_dwords = 0;
4215
4216 /* Dump global params */
4217 offset += qed_dump_common_global_params(p_hwfn,
4218 p_ptt,
4219 dump_buf + offset, dump, 1);
4220 offset += qed_dump_str_param(dump_buf + offset,
4221 dump, "dump-type", "reg-fifo");
4222
4223 /* Dump fifo data section header and param. The size param is 0 for
4224 * now, and is overwritten after reading the FIFO.
4225 */
4226 offset += qed_dump_section_hdr(dump_buf + offset,
4227 dump, "reg_fifo_data", 1);
4228 size_param_offset = offset;
4229 offset += qed_dump_num_param(dump_buf + offset, dump, "size", 0);
4230
4231 if (!dump) {
4232 /* FIFO max size is REG_FIFO_DEPTH_DWORDS. There is no way to
4233 * test how much data is available, except for reading it.
4234 */
4235 offset += REG_FIFO_DEPTH_DWORDS;
4236 goto out;
4237 }
4238
4239 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4240 GRC_REG_TRACE_FIFO_VALID_DATA) > 0;
4241
4242 /* Pull available data from fifo. Use DMAE since this is widebus memory
4243 * and must be accessed atomically. Test for dwords_read not passing
4244 * buffer size since more entries could be added to the buffer as we are
4245 * emptying it.
4246 */
4247 addr = BYTES_TO_DWORDS(GRC_REG_TRACE_FIFO);
4248 len = REG_FIFO_ELEMENT_DWORDS;
4249 for (dwords_read = 0;
4250 fifo_has_data && dwords_read < REG_FIFO_DEPTH_DWORDS;
4251 dwords_read += REG_FIFO_ELEMENT_DWORDS) {
4252 offset += qed_grc_dump_addr_range(p_hwfn,
4253 p_ptt,
4254 dump_buf + offset,
4255 true,
4256 addr,
4257 len,
4258 true, SPLIT_TYPE_NONE,
4259 0);
4260 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4261 GRC_REG_TRACE_FIFO_VALID_DATA) > 0;
4262 }
4263
4264 qed_dump_num_param(dump_buf + size_param_offset, dump, "size",
4265 dwords_read);
4266out:
4267 /* Dump last section */
4268 offset += qed_dump_last_section(dump_buf, offset, dump);
4269
4270 *num_dumped_dwords = offset;
4271
4272 return DBG_STATUS_OK;
4273}
4274
4275/* Dump IGU FIFO */
4276static enum dbg_status qed_igu_fifo_dump(struct qed_hwfn *p_hwfn,
4277 struct qed_ptt *p_ptt,
4278 u32 *dump_buf,
4279 bool dump, u32 *num_dumped_dwords)
4280{
4281 u32 dwords_read, size_param_offset, offset = 0, addr, len;
4282 bool fifo_has_data;
4283
4284 *num_dumped_dwords = 0;
4285
4286 /* Dump global params */
4287 offset += qed_dump_common_global_params(p_hwfn,
4288 p_ptt,
4289 dump_buf + offset, dump, 1);
4290 offset += qed_dump_str_param(dump_buf + offset,
4291 dump, "dump-type", "igu-fifo");
4292
4293 /* Dump fifo data section header and param. The size param is 0 for
4294 * now, and is overwritten after reading the FIFO.
4295 */
4296 offset += qed_dump_section_hdr(dump_buf + offset,
4297 dump, "igu_fifo_data", 1);
4298 size_param_offset = offset;
4299 offset += qed_dump_num_param(dump_buf + offset, dump, "size", 0);
4300
4301 if (!dump) {
4302 /* FIFO max size is IGU_FIFO_DEPTH_DWORDS. There is no way to
4303 * test how much data is available, except for reading it.
4304 */
4305 offset += IGU_FIFO_DEPTH_DWORDS;
4306 goto out;
4307 }
4308
4309 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4310 IGU_REG_ERROR_HANDLING_DATA_VALID) > 0;
4311
4312 /* Pull available data from fifo. Use DMAE since this is widebus memory
4313 * and must be accessed atomically. Test for dwords_read not passing
4314 * buffer size since more entries could be added to the buffer as we are
4315 * emptying it.
4316 */
4317 addr = BYTES_TO_DWORDS(IGU_REG_ERROR_HANDLING_MEMORY);
4318 len = IGU_FIFO_ELEMENT_DWORDS;
4319 for (dwords_read = 0;
4320 fifo_has_data && dwords_read < IGU_FIFO_DEPTH_DWORDS;
4321 dwords_read += IGU_FIFO_ELEMENT_DWORDS) {
4322 offset += qed_grc_dump_addr_range(p_hwfn,
4323 p_ptt,
4324 dump_buf + offset,
4325 true,
4326 addr,
4327 len,
4328 true, SPLIT_TYPE_NONE,
4329 0);
4330 fifo_has_data = qed_rd(p_hwfn, p_ptt,
4331 IGU_REG_ERROR_HANDLING_DATA_VALID) > 0;
4332 }
4333
4334 qed_dump_num_param(dump_buf + size_param_offset, dump, "size",
4335 dwords_read);
4336out:
4337 /* Dump last section */
4338 offset += qed_dump_last_section(dump_buf, offset, dump);
4339
4340 *num_dumped_dwords = offset;
4341
4342 return DBG_STATUS_OK;
4343}
4344
4345/* Protection Override dump */
4346static enum dbg_status qed_protection_override_dump(struct qed_hwfn *p_hwfn,
4347 struct qed_ptt *p_ptt,
4348 u32 *dump_buf,
4349 bool dump,
4350 u32 *num_dumped_dwords)
4351{
4352 u32 size_param_offset, override_window_dwords, offset = 0, addr;
4353
4354 *num_dumped_dwords = 0;
4355
4356 /* Dump global params */
4357 offset += qed_dump_common_global_params(p_hwfn,
4358 p_ptt,
4359 dump_buf + offset, dump, 1);
4360 offset += qed_dump_str_param(dump_buf + offset,
4361 dump, "dump-type", "protection-override");
4362
4363 /* Dump data section header and param. The size param is 0 for now,
4364 * and is overwritten after reading the data.
4365 */
4366 offset += qed_dump_section_hdr(dump_buf + offset,
4367 dump, "protection_override_data", 1);
4368 size_param_offset = offset;
4369 offset += qed_dump_num_param(dump_buf + offset, dump, "size", 0);
4370
4371 if (!dump) {
4372 offset += PROTECTION_OVERRIDE_DEPTH_DWORDS;
4373 goto out;
4374 }
4375
4376 /* Add override window info to buffer */
4377 override_window_dwords =
4378 qed_rd(p_hwfn, p_ptt, GRC_REG_NUMBER_VALID_OVERRIDE_WINDOW) *
4379 PROTECTION_OVERRIDE_ELEMENT_DWORDS;
4380 if (override_window_dwords) {
4381 addr = BYTES_TO_DWORDS(GRC_REG_PROTECTION_OVERRIDE_WINDOW);
4382 offset += qed_grc_dump_addr_range(p_hwfn,
4383 p_ptt,
4384 dump_buf + offset,
4385 true,
4386 addr,
4387 override_window_dwords,
4388 true, SPLIT_TYPE_NONE, 0);
4389 qed_dump_num_param(dump_buf + size_param_offset, dump, "size",
4390 override_window_dwords);
4391 }
4392out:
4393 /* Dump last section */
4394 offset += qed_dump_last_section(dump_buf, offset, dump);
4395
4396 *num_dumped_dwords = offset;
4397
4398 return DBG_STATUS_OK;
4399}
4400
4401/* Performs FW Asserts Dump to the specified buffer.
4402 * Returns the dumped size in dwords.
4403 */
4404static u32 qed_fw_asserts_dump(struct qed_hwfn *p_hwfn,
4405 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
4406{
4407 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
4408 struct fw_asserts_ram_section *asserts;
4409 char storm_letter_str[2] = "?";
4410 struct fw_info fw_info;
4411 u32 offset = 0;
4412 u8 storm_id;
4413
4414 /* Dump global params */
4415 offset += qed_dump_common_global_params(p_hwfn,
4416 p_ptt,
4417 dump_buf + offset, dump, 1);
4418 offset += qed_dump_str_param(dump_buf + offset,
4419 dump, "dump-type", "fw-asserts");
4420
4421 /* Find Storm dump size */
4422 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
4423 u32 fw_asserts_section_addr, next_list_idx_addr, next_list_idx;
4424 struct storm_defs *storm = &s_storm_defs[storm_id];
4425 u32 last_list_idx, addr;
4426
4427 if (dev_data->block_in_reset[storm->sem_block_id])
4428 continue;
4429
4430 /* Read FW info for the current Storm */
4431 qed_read_storm_fw_info(p_hwfn, p_ptt, storm_id, &fw_info);
4432
4433 asserts = &fw_info.fw_asserts_section;
4434
4435 /* Dump FW Asserts section header and params */
4436 storm_letter_str[0] = storm->letter;
4437 offset += qed_dump_section_hdr(dump_buf + offset,
4438 dump, "fw_asserts", 2);
4439 offset += qed_dump_str_param(dump_buf + offset,
4440 dump, "storm", storm_letter_str);
4441 offset += qed_dump_num_param(dump_buf + offset,
4442 dump,
4443 "size",
4444 asserts->list_element_dword_size);
4445
4446 /* Read and dump FW Asserts data */
4447 if (!dump) {
4448 offset += asserts->list_element_dword_size;
4449 continue;
4450 }
4451
4452 addr = le16_to_cpu(asserts->section_ram_line_offset);
4453 fw_asserts_section_addr = storm->sem_fast_mem_addr +
4454 SEM_FAST_REG_INT_RAM +
4455 RAM_LINES_TO_BYTES(addr);
4456
4457 next_list_idx_addr = fw_asserts_section_addr +
4458 DWORDS_TO_BYTES(asserts->list_next_index_dword_offset);
4459 next_list_idx = qed_rd(p_hwfn, p_ptt, next_list_idx_addr);
4460 last_list_idx = (next_list_idx > 0 ?
4461 next_list_idx :
4462 asserts->list_num_elements) - 1;
4463 addr = BYTES_TO_DWORDS(fw_asserts_section_addr) +
4464 asserts->list_dword_offset +
4465 last_list_idx * asserts->list_element_dword_size;
4466 offset +=
4467 qed_grc_dump_addr_range(p_hwfn, p_ptt,
4468 dump_buf + offset,
4469 dump, addr,
4470 asserts->list_element_dword_size,
4471 false, SPLIT_TYPE_NONE, 0);
4472 }
4473
4474 /* Dump last section */
4475 offset += qed_dump_last_section(dump_buf, offset, dump);
4476
4477 return offset;
4478}
4479
4480/* Dumps the specified ILT pages to the specified buffer.
4481 * Returns the dumped size in dwords.
4482 */
4483static u32 qed_ilt_dump_pages_range(u32 *dump_buf,
4484 bool dump,
4485 u32 start_page_id,
4486 u32 num_pages,
4487 struct phys_mem_desc *ilt_pages,
4488 bool dump_page_ids)
4489{
4490 u32 page_id, end_page_id, offset = 0;
4491
4492 if (num_pages == 0)
4493 return offset;
4494
4495 end_page_id = start_page_id + num_pages - 1;
4496
4497 for (page_id = start_page_id; page_id <= end_page_id; page_id++) {
4498 struct phys_mem_desc *mem_desc = &ilt_pages[page_id];
4499
4500 /**
4501 *
4502 * if (page_id >= ->p_cxt_mngr->ilt_shadow_size)
4503 * break;
4504 */
4505
4506 if (!ilt_pages[page_id].virt_addr)
4507 continue;
4508
4509 if (dump_page_ids) {
4510 /* Copy page ID to dump buffer */
4511 if (dump)
4512 *(dump_buf + offset) = page_id;
4513 offset++;
4514 } else {
4515 /* Copy page memory to dump buffer */
4516 if (dump)
4517 memcpy(dump_buf + offset,
4518 mem_desc->virt_addr, mem_desc->size);
4519 offset += BYTES_TO_DWORDS(mem_desc->size);
4520 }
4521 }
4522
4523 return offset;
4524}
4525
4526/* Dumps a section containing the dumped ILT pages.
4527 * Returns the dumped size in dwords.
4528 */
4529static u32 qed_ilt_dump_pages_section(struct qed_hwfn *p_hwfn,
4530 u32 *dump_buf,
4531 bool dump,
4532 u32 valid_conn_pf_pages,
4533 u32 valid_conn_vf_pages,
4534 struct phys_mem_desc *ilt_pages,
4535 bool dump_page_ids)
4536{
4537 struct qed_ilt_client_cfg *clients = p_hwfn->p_cxt_mngr->clients;
4538 u32 pf_start_line, start_page_id, offset = 0;
4539 u32 cdut_pf_init_pages, cdut_vf_init_pages;
4540 u32 cdut_pf_work_pages, cdut_vf_work_pages;
4541 u32 base_data_offset, size_param_offset;
4542 u32 cdut_pf_pages, cdut_vf_pages;
4543 const char *section_name;
4544 u8 i;
4545
4546 section_name = dump_page_ids ? "ilt_page_ids" : "ilt_page_mem";
4547 cdut_pf_init_pages = qed_get_cdut_num_pf_init_pages(p_hwfn);
4548 cdut_vf_init_pages = qed_get_cdut_num_vf_init_pages(p_hwfn);
4549 cdut_pf_work_pages = qed_get_cdut_num_pf_work_pages(p_hwfn);
4550 cdut_vf_work_pages = qed_get_cdut_num_vf_work_pages(p_hwfn);
4551 cdut_pf_pages = cdut_pf_init_pages + cdut_pf_work_pages;
4552 cdut_vf_pages = cdut_vf_init_pages + cdut_vf_work_pages;
4553 pf_start_line = p_hwfn->p_cxt_mngr->pf_start_line;
4554
4555 offset +=
4556 qed_dump_section_hdr(dump_buf + offset, dump, section_name, 1);
4557
4558 /* Dump size parameter (0 for now, overwritten with real size later) */
4559 size_param_offset = offset;
4560 offset += qed_dump_num_param(dump_buf + offset, dump, "size", 0);
4561 base_data_offset = offset;
4562
4563 /* CDUC pages are ordered as follows:
4564 * - PF pages - valid section (included in PF connection type mapping)
4565 * - PF pages - invalid section (not dumped)
4566 * - For each VF in the PF:
4567 * - VF pages - valid section (included in VF connection type mapping)
4568 * - VF pages - invalid section (not dumped)
4569 */
4570 if (qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_DUMP_ILT_CDUC)) {
4571 /* Dump connection PF pages */
4572 start_page_id = clients[ILT_CLI_CDUC].first.val - pf_start_line;
4573 offset += qed_ilt_dump_pages_range(dump_buf + offset,
4574 dump,
4575 start_page_id,
4576 valid_conn_pf_pages,
4577 ilt_pages, dump_page_ids);
4578
4579 /* Dump connection VF pages */
4580 start_page_id += clients[ILT_CLI_CDUC].pf_total_lines;
4581 for (i = 0; i < p_hwfn->p_cxt_mngr->vf_count;
4582 i++, start_page_id += clients[ILT_CLI_CDUC].vf_total_lines)
4583 offset += qed_ilt_dump_pages_range(dump_buf + offset,
4584 dump,
4585 start_page_id,
4586 valid_conn_vf_pages,
4587 ilt_pages,
4588 dump_page_ids);
4589 }
4590
4591 /* CDUT pages are ordered as follows:
4592 * - PF init pages (not dumped)
4593 * - PF work pages
4594 * - For each VF in the PF:
4595 * - VF init pages (not dumped)
4596 * - VF work pages
4597 */
4598 if (qed_grc_get_param(p_hwfn, DBG_GRC_PARAM_DUMP_ILT_CDUT)) {
4599 /* Dump task PF pages */
4600 start_page_id = clients[ILT_CLI_CDUT].first.val +
4601 cdut_pf_init_pages - pf_start_line;
4602 offset += qed_ilt_dump_pages_range(dump_buf + offset,
4603 dump,
4604 start_page_id,
4605 cdut_pf_work_pages,
4606 ilt_pages, dump_page_ids);
4607
4608 /* Dump task VF pages */
4609 start_page_id = clients[ILT_CLI_CDUT].first.val +
4610 cdut_pf_pages + cdut_vf_init_pages - pf_start_line;
4611 for (i = 0; i < p_hwfn->p_cxt_mngr->vf_count;
4612 i++, start_page_id += cdut_vf_pages)
4613 offset += qed_ilt_dump_pages_range(dump_buf + offset,
4614 dump,
4615 start_page_id,
4616 cdut_vf_work_pages,
4617 ilt_pages,
4618 dump_page_ids);
4619 }
4620
4621 /* Overwrite size param */
4622 if (dump)
4623 qed_dump_num_param(dump_buf + size_param_offset,
4624 dump, "size", offset - base_data_offset);
4625
4626 return offset;
4627}
4628
4629/* Performs ILT Dump to the specified buffer.
4630 * Returns the dumped size in dwords.
4631 */
4632static u32 qed_ilt_dump(struct qed_hwfn *p_hwfn,
4633 struct qed_ptt *p_ptt, u32 *dump_buf, bool dump)
4634{
4635 struct qed_ilt_client_cfg *clients = p_hwfn->p_cxt_mngr->clients;
4636 u32 valid_conn_vf_cids, valid_conn_vf_pages, offset = 0;
4637 u32 valid_conn_pf_cids, valid_conn_pf_pages, num_pages;
4638 u32 num_cids_per_page, conn_ctx_size;
4639 u32 cduc_page_size, cdut_page_size;
4640 struct phys_mem_desc *ilt_pages;
4641 u8 conn_type;
4642
4643 cduc_page_size = 1 <<
4644 (clients[ILT_CLI_CDUC].p_size.val + PXP_ILT_PAGE_SIZE_NUM_BITS_MIN);
4645 cdut_page_size = 1 <<
4646 (clients[ILT_CLI_CDUT].p_size.val + PXP_ILT_PAGE_SIZE_NUM_BITS_MIN);
4647 conn_ctx_size = p_hwfn->p_cxt_mngr->conn_ctx_size;
4648 num_cids_per_page = (int)(cduc_page_size / conn_ctx_size);
4649 ilt_pages = p_hwfn->p_cxt_mngr->ilt_shadow;
4650
4651 /* Dump global params - 22 must match number of params below */
4652 offset += qed_dump_common_global_params(p_hwfn, p_ptt,
4653 dump_buf + offset, dump, 22);
4654 offset += qed_dump_str_param(dump_buf + offset,
4655 dump, "dump-type", "ilt-dump");
4656 offset += qed_dump_num_param(dump_buf + offset,
4657 dump,
4658 "cduc-page-size", cduc_page_size);
4659 offset += qed_dump_num_param(dump_buf + offset,
4660 dump,
4661 "cduc-first-page-id",
4662 clients[ILT_CLI_CDUC].first.val);
4663 offset += qed_dump_num_param(dump_buf + offset,
4664 dump,
4665 "cduc-last-page-id",
4666 clients[ILT_CLI_CDUC].last.val);
4667 offset += qed_dump_num_param(dump_buf + offset,
4668 dump,
4669 "cduc-num-pf-pages",
4670 clients
4671 [ILT_CLI_CDUC].pf_total_lines);
4672 offset += qed_dump_num_param(dump_buf + offset,
4673 dump,
4674 "cduc-num-vf-pages",
4675 clients
4676 [ILT_CLI_CDUC].vf_total_lines);
4677 offset += qed_dump_num_param(dump_buf + offset,
4678 dump,
4679 "max-conn-ctx-size",
4680 conn_ctx_size);
4681 offset += qed_dump_num_param(dump_buf + offset,
4682 dump,
4683 "cdut-page-size", cdut_page_size);
4684 offset += qed_dump_num_param(dump_buf + offset,
4685 dump,
4686 "cdut-first-page-id",
4687 clients[ILT_CLI_CDUT].first.val);
4688 offset += qed_dump_num_param(dump_buf + offset,
4689 dump,
4690 "cdut-last-page-id",
4691 clients[ILT_CLI_CDUT].last.val);
4692 offset += qed_dump_num_param(dump_buf + offset,
4693 dump,
4694 "cdut-num-pf-init-pages",
4695 qed_get_cdut_num_pf_init_pages(p_hwfn));
4696 offset += qed_dump_num_param(dump_buf + offset,
4697 dump,
4698 "cdut-num-vf-init-pages",
4699 qed_get_cdut_num_vf_init_pages(p_hwfn));
4700 offset += qed_dump_num_param(dump_buf + offset,
4701 dump,
4702 "cdut-num-pf-work-pages",
4703 qed_get_cdut_num_pf_work_pages(p_hwfn));
4704 offset += qed_dump_num_param(dump_buf + offset,
4705 dump,
4706 "cdut-num-vf-work-pages",
4707 qed_get_cdut_num_vf_work_pages(p_hwfn));
4708 offset += qed_dump_num_param(dump_buf + offset,
4709 dump,
4710 "max-task-ctx-size",
4711 p_hwfn->p_cxt_mngr->task_ctx_size);
4712 offset += qed_dump_num_param(dump_buf + offset,
4713 dump,
4714 "task-type-id",
4715 p_hwfn->p_cxt_mngr->task_type_id);
4716 offset += qed_dump_num_param(dump_buf + offset,
4717 dump,
4718 "first-vf-id-in-pf",
4719 p_hwfn->p_cxt_mngr->first_vf_in_pf);
4720 offset += /* 18 */ qed_dump_num_param(dump_buf + offset,
4721 dump,
4722 "num-vfs-in-pf",
4723 p_hwfn->p_cxt_mngr->vf_count);
4724 offset += qed_dump_num_param(dump_buf + offset,
4725 dump,
4726 "ptr-size-bytes", sizeof(void *));
4727 offset += qed_dump_num_param(dump_buf + offset,
4728 dump,
4729 "pf-start-line",
4730 p_hwfn->p_cxt_mngr->pf_start_line);
4731 offset += qed_dump_num_param(dump_buf + offset,
4732 dump,
4733 "page-mem-desc-size-dwords",
4734 PAGE_MEM_DESC_SIZE_DWORDS);
4735 offset += qed_dump_num_param(dump_buf + offset,
4736 dump,
4737 "ilt-shadow-size",
4738 p_hwfn->p_cxt_mngr->ilt_shadow_size);
4739 /* Additional/Less parameters require matching of number in call to
4740 * dump_common_global_params()
4741 */
4742
4743 /* Dump section containing number of PF CIDs per connection type */
4744 offset += qed_dump_section_hdr(dump_buf + offset,
4745 dump, "num_pf_cids_per_conn_type", 1);
4746 offset += qed_dump_num_param(dump_buf + offset,
4747 dump, "size", NUM_OF_CONNECTION_TYPES_E4);
4748 for (conn_type = 0, valid_conn_pf_cids = 0;
4749 conn_type < NUM_OF_CONNECTION_TYPES_E4; conn_type++, offset++) {
4750 u32 num_pf_cids =
4751 p_hwfn->p_cxt_mngr->conn_cfg[conn_type].cid_count;
4752
4753 if (dump)
4754 *(dump_buf + offset) = num_pf_cids;
4755 valid_conn_pf_cids += num_pf_cids;
4756 }
4757
4758 /* Dump section containing number of VF CIDs per connection type */
4759 offset += qed_dump_section_hdr(dump_buf + offset,
4760 dump, "num_vf_cids_per_conn_type", 1);
4761 offset += qed_dump_num_param(dump_buf + offset,
4762 dump, "size", NUM_OF_CONNECTION_TYPES_E4);
4763 for (conn_type = 0, valid_conn_vf_cids = 0;
4764 conn_type < NUM_OF_CONNECTION_TYPES_E4; conn_type++, offset++) {
4765 u32 num_vf_cids =
4766 p_hwfn->p_cxt_mngr->conn_cfg[conn_type].cids_per_vf;
4767
4768 if (dump)
4769 *(dump_buf + offset) = num_vf_cids;
4770 valid_conn_vf_cids += num_vf_cids;
4771 }
4772
4773 /* Dump section containing physical memory descs for each ILT page */
4774 num_pages = p_hwfn->p_cxt_mngr->ilt_shadow_size;
4775 offset += qed_dump_section_hdr(dump_buf + offset,
4776 dump, "ilt_page_desc", 1);
4777 offset += qed_dump_num_param(dump_buf + offset,
4778 dump,
4779 "size",
4780 num_pages * PAGE_MEM_DESC_SIZE_DWORDS);
4781
4782 /* Copy memory descriptors to dump buffer */
4783 if (dump) {
4784 u32 page_id;
4785
4786 for (page_id = 0; page_id < num_pages;
4787 page_id++, offset += PAGE_MEM_DESC_SIZE_DWORDS)
4788 memcpy(dump_buf + offset,
4789 &ilt_pages[page_id],
4790 DWORDS_TO_BYTES(PAGE_MEM_DESC_SIZE_DWORDS));
4791 } else {
4792 offset += num_pages * PAGE_MEM_DESC_SIZE_DWORDS;
4793 }
4794
4795 valid_conn_pf_pages = DIV_ROUND_UP(valid_conn_pf_cids,
4796 num_cids_per_page);
4797 valid_conn_vf_pages = DIV_ROUND_UP(valid_conn_vf_cids,
4798 num_cids_per_page);
4799
4800 /* Dump ILT pages IDs */
4801 offset += qed_ilt_dump_pages_section(p_hwfn,
4802 dump_buf + offset,
4803 dump,
4804 valid_conn_pf_pages,
4805 valid_conn_vf_pages,
4806 ilt_pages, true);
4807
4808 /* Dump ILT pages memory */
4809 offset += qed_ilt_dump_pages_section(p_hwfn,
4810 dump_buf + offset,
4811 dump,
4812 valid_conn_pf_pages,
4813 valid_conn_vf_pages,
4814 ilt_pages, false);
4815
4816 /* Dump last section */
4817 offset += qed_dump_last_section(dump_buf, offset, dump);
4818
4819 return offset;
4820}
4821
4822/***************************** Public Functions *******************************/
4823
4824enum dbg_status qed_dbg_set_bin_ptr(struct qed_hwfn *p_hwfn,
4825 const u8 * const bin_ptr)
4826{
4827 struct bin_buffer_hdr *buf_hdrs = (struct bin_buffer_hdr *)bin_ptr;
4828 u8 buf_id;
4829
4830 /* Convert binary data to debug arrays */
4831 for (buf_id = 0; buf_id < MAX_BIN_DBG_BUFFER_TYPE; buf_id++)
4832 qed_set_dbg_bin_buf(p_hwfn,
4833 buf_id,
4834 (u32 *)(bin_ptr + buf_hdrs[buf_id].offset),
4835 buf_hdrs[buf_id].length);
4836
4837 return DBG_STATUS_OK;
4838}
4839
4840bool qed_read_fw_info(struct qed_hwfn *p_hwfn,
4841 struct qed_ptt *p_ptt, struct fw_info *fw_info)
4842{
4843 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
4844 u8 storm_id;
4845
4846 for (storm_id = 0; storm_id < MAX_DBG_STORMS; storm_id++) {
4847 struct storm_defs *storm = &s_storm_defs[storm_id];
4848
4849 /* Skip Storm if it's in reset */
4850 if (dev_data->block_in_reset[storm->sem_block_id])
4851 continue;
4852
4853 /* Read FW info for the current Storm */
4854 qed_read_storm_fw_info(p_hwfn, p_ptt, storm_id, fw_info);
4855
4856 return true;
4857 }
4858
4859 return false;
4860}
4861
4862enum dbg_status qed_dbg_grc_config(struct qed_hwfn *p_hwfn,
4863 enum dbg_grc_params grc_param, u32 val)
4864{
4865 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
4866 enum dbg_status status;
4867 int i;
4868
4869 DP_VERBOSE(p_hwfn,
4870 QED_MSG_DEBUG,
4871 "dbg_grc_config: paramId = %d, val = %d\n", grc_param, val);
4872
4873 status = qed_dbg_dev_init(p_hwfn);
4874 if (status != DBG_STATUS_OK)
4875 return status;
4876
4877 /* Initializes the GRC parameters (if not initialized). Needed in order
4878 * to set the default parameter values for the first time.
4879 */
4880 qed_dbg_grc_init_params(p_hwfn);
4881
4882 if (grc_param >= MAX_DBG_GRC_PARAMS)
4883 return DBG_STATUS_INVALID_ARGS;
4884 if (val < s_grc_param_defs[grc_param].min ||
4885 val > s_grc_param_defs[grc_param].max)
4886 return DBG_STATUS_INVALID_ARGS;
4887
4888 if (s_grc_param_defs[grc_param].is_preset) {
4889 /* Preset param */
4890
4891 /* Disabling a preset is not allowed. Call
4892 * dbg_grc_set_params_default instead.
4893 */
4894 if (!val)
4895 return DBG_STATUS_INVALID_ARGS;
4896
4897 /* Update all params with the preset values */
4898 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++) {
4899 struct grc_param_defs *defs = &s_grc_param_defs[i];
4900 u32 preset_val;
4901 /* Skip persistent params */
4902 if (defs->is_persistent)
4903 continue;
4904
4905 /* Find preset value */
4906 if (grc_param == DBG_GRC_PARAM_EXCLUDE_ALL)
4907 preset_val =
4908 defs->exclude_all_preset_val;
4909 else if (grc_param == DBG_GRC_PARAM_CRASH)
4910 preset_val =
4911 defs->crash_preset_val[dev_data->chip_id];
4912 else
4913 return DBG_STATUS_INVALID_ARGS;
4914
4915 qed_grc_set_param(p_hwfn, i, preset_val);
4916 }
4917 } else {
4918 /* Regular param - set its value */
4919 qed_grc_set_param(p_hwfn, grc_param, val);
4920 }
4921
4922 return DBG_STATUS_OK;
4923}
4924
4925/* Assign default GRC param values */
4926void qed_dbg_grc_set_params_default(struct qed_hwfn *p_hwfn)
4927{
4928 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
4929 u32 i;
4930
4931 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++)
4932 if (!s_grc_param_defs[i].is_persistent)
4933 dev_data->grc.param_val[i] =
4934 s_grc_param_defs[i].default_val[dev_data->chip_id];
4935}
4936
4937enum dbg_status qed_dbg_grc_get_dump_buf_size(struct qed_hwfn *p_hwfn,
4938 struct qed_ptt *p_ptt,
4939 u32 *buf_size)
4940{
4941 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
4942
4943 *buf_size = 0;
4944
4945 if (status != DBG_STATUS_OK)
4946 return status;
4947
4948 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr ||
4949 !p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_REG].ptr ||
4950 !p_hwfn->dbg_arrays[BIN_BUF_DBG_DUMP_MEM].ptr ||
4951 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_BLOCKS].ptr ||
4952 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_REGS].ptr)
4953 return DBG_STATUS_DBG_ARRAY_NOT_SET;
4954
4955 return qed_grc_dump(p_hwfn, p_ptt, NULL, false, buf_size);
4956}
4957
4958enum dbg_status qed_dbg_grc_dump(struct qed_hwfn *p_hwfn,
4959 struct qed_ptt *p_ptt,
4960 u32 *dump_buf,
4961 u32 buf_size_in_dwords,
4962 u32 *num_dumped_dwords)
4963{
4964 u32 needed_buf_size_in_dwords;
4965 enum dbg_status status;
4966
4967 *num_dumped_dwords = 0;
4968
4969 status = qed_dbg_grc_get_dump_buf_size(p_hwfn,
4970 p_ptt,
4971 &needed_buf_size_in_dwords);
4972 if (status != DBG_STATUS_OK)
4973 return status;
4974
4975 if (buf_size_in_dwords < needed_buf_size_in_dwords)
4976 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
4977
4978 /* GRC Dump */
4979 status = qed_grc_dump(p_hwfn, p_ptt, dump_buf, true, num_dumped_dwords);
4980
4981 /* Revert GRC params to their default */
4982 qed_dbg_grc_set_params_default(p_hwfn);
4983
4984 return status;
4985}
4986
4987enum dbg_status qed_dbg_idle_chk_get_dump_buf_size(struct qed_hwfn *p_hwfn,
4988 struct qed_ptt *p_ptt,
4989 u32 *buf_size)
4990{
4991 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
4992 struct idle_chk_data *idle_chk = &dev_data->idle_chk;
4993 enum dbg_status status;
4994
4995 *buf_size = 0;
4996
4997 status = qed_dbg_dev_init(p_hwfn);
4998 if (status != DBG_STATUS_OK)
4999 return status;
5000
5001 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr ||
5002 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_REGS].ptr ||
5003 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_IMMS].ptr ||
5004 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_RULES].ptr)
5005 return DBG_STATUS_DBG_ARRAY_NOT_SET;
5006
5007 if (!idle_chk->buf_size_set) {
5008 idle_chk->buf_size = qed_idle_chk_dump(p_hwfn,
5009 p_ptt, NULL, false);
5010 idle_chk->buf_size_set = true;
5011 }
5012
5013 *buf_size = idle_chk->buf_size;
5014
5015 return DBG_STATUS_OK;
5016}
5017
5018enum dbg_status qed_dbg_idle_chk_dump(struct qed_hwfn *p_hwfn,
5019 struct qed_ptt *p_ptt,
5020 u32 *dump_buf,
5021 u32 buf_size_in_dwords,
5022 u32 *num_dumped_dwords)
5023{
5024 u32 needed_buf_size_in_dwords;
5025 enum dbg_status status;
5026
5027 *num_dumped_dwords = 0;
5028
5029 status = qed_dbg_idle_chk_get_dump_buf_size(p_hwfn,
5030 p_ptt,
5031 &needed_buf_size_in_dwords);
5032 if (status != DBG_STATUS_OK)
5033 return status;
5034
5035 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5036 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5037
5038 /* Update reset state */
5039 qed_grc_unreset_blocks(p_hwfn, p_ptt, true);
5040 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5041
5042 /* Idle Check Dump */
5043 *num_dumped_dwords = qed_idle_chk_dump(p_hwfn, p_ptt, dump_buf, true);
5044
5045 /* Revert GRC params to their default */
5046 qed_dbg_grc_set_params_default(p_hwfn);
5047
5048 return DBG_STATUS_OK;
5049}
5050
5051enum dbg_status qed_dbg_mcp_trace_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5052 struct qed_ptt *p_ptt,
5053 u32 *buf_size)
5054{
5055 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5056
5057 *buf_size = 0;
5058
5059 if (status != DBG_STATUS_OK)
5060 return status;
5061
5062 return qed_mcp_trace_dump(p_hwfn, p_ptt, NULL, false, buf_size);
5063}
5064
5065enum dbg_status qed_dbg_mcp_trace_dump(struct qed_hwfn *p_hwfn,
5066 struct qed_ptt *p_ptt,
5067 u32 *dump_buf,
5068 u32 buf_size_in_dwords,
5069 u32 *num_dumped_dwords)
5070{
5071 u32 needed_buf_size_in_dwords;
5072 enum dbg_status status;
5073
5074 status =
5075 qed_dbg_mcp_trace_get_dump_buf_size(p_hwfn,
5076 p_ptt,
5077 &needed_buf_size_in_dwords);
5078 if (status != DBG_STATUS_OK && status !=
5079 DBG_STATUS_NVRAM_GET_IMAGE_FAILED)
5080 return status;
5081
5082 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5083 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5084
5085 /* Update reset state */
5086 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5087
5088 /* Perform dump */
5089 status = qed_mcp_trace_dump(p_hwfn,
5090 p_ptt, dump_buf, true, num_dumped_dwords);
5091
5092 /* Revert GRC params to their default */
5093 qed_dbg_grc_set_params_default(p_hwfn);
5094
5095 return status;
5096}
5097
5098enum dbg_status qed_dbg_reg_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5099 struct qed_ptt *p_ptt,
5100 u32 *buf_size)
5101{
5102 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5103
5104 *buf_size = 0;
5105
5106 if (status != DBG_STATUS_OK)
5107 return status;
5108
5109 return qed_reg_fifo_dump(p_hwfn, p_ptt, NULL, false, buf_size);
5110}
5111
5112enum dbg_status qed_dbg_reg_fifo_dump(struct qed_hwfn *p_hwfn,
5113 struct qed_ptt *p_ptt,
5114 u32 *dump_buf,
5115 u32 buf_size_in_dwords,
5116 u32 *num_dumped_dwords)
5117{
5118 u32 needed_buf_size_in_dwords;
5119 enum dbg_status status;
5120
5121 *num_dumped_dwords = 0;
5122
5123 status = qed_dbg_reg_fifo_get_dump_buf_size(p_hwfn,
5124 p_ptt,
5125 &needed_buf_size_in_dwords);
5126 if (status != DBG_STATUS_OK)
5127 return status;
5128
5129 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5130 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5131
5132 /* Update reset state */
5133 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5134
5135 status = qed_reg_fifo_dump(p_hwfn,
5136 p_ptt, dump_buf, true, num_dumped_dwords);
5137
5138 /* Revert GRC params to their default */
5139 qed_dbg_grc_set_params_default(p_hwfn);
5140
5141 return status;
5142}
5143
5144enum dbg_status qed_dbg_igu_fifo_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5145 struct qed_ptt *p_ptt,
5146 u32 *buf_size)
5147{
5148 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5149
5150 *buf_size = 0;
5151
5152 if (status != DBG_STATUS_OK)
5153 return status;
5154
5155 return qed_igu_fifo_dump(p_hwfn, p_ptt, NULL, false, buf_size);
5156}
5157
5158enum dbg_status qed_dbg_igu_fifo_dump(struct qed_hwfn *p_hwfn,
5159 struct qed_ptt *p_ptt,
5160 u32 *dump_buf,
5161 u32 buf_size_in_dwords,
5162 u32 *num_dumped_dwords)
5163{
5164 u32 needed_buf_size_in_dwords;
5165 enum dbg_status status;
5166
5167 *num_dumped_dwords = 0;
5168
5169 status = qed_dbg_igu_fifo_get_dump_buf_size(p_hwfn,
5170 p_ptt,
5171 &needed_buf_size_in_dwords);
5172 if (status != DBG_STATUS_OK)
5173 return status;
5174
5175 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5176 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5177
5178 /* Update reset state */
5179 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5180
5181 status = qed_igu_fifo_dump(p_hwfn,
5182 p_ptt, dump_buf, true, num_dumped_dwords);
5183 /* Revert GRC params to their default */
5184 qed_dbg_grc_set_params_default(p_hwfn);
5185
5186 return status;
5187}
5188
5189enum dbg_status
5190qed_dbg_protection_override_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5191 struct qed_ptt *p_ptt,
5192 u32 *buf_size)
5193{
5194 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5195
5196 *buf_size = 0;
5197
5198 if (status != DBG_STATUS_OK)
5199 return status;
5200
5201 return qed_protection_override_dump(p_hwfn,
5202 p_ptt, NULL, false, buf_size);
5203}
5204
5205enum dbg_status qed_dbg_protection_override_dump(struct qed_hwfn *p_hwfn,
5206 struct qed_ptt *p_ptt,
5207 u32 *dump_buf,
5208 u32 buf_size_in_dwords,
5209 u32 *num_dumped_dwords)
5210{
5211 u32 needed_buf_size_in_dwords, *p_size = &needed_buf_size_in_dwords;
5212 enum dbg_status status;
5213
5214 *num_dumped_dwords = 0;
5215
5216 status =
5217 qed_dbg_protection_override_get_dump_buf_size(p_hwfn,
5218 p_ptt,
5219 p_size);
5220 if (status != DBG_STATUS_OK)
5221 return status;
5222
5223 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5224 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5225
5226 /* Update reset state */
5227 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5228
5229 status = qed_protection_override_dump(p_hwfn,
5230 p_ptt,
5231 dump_buf,
5232 true, num_dumped_dwords);
5233
5234 /* Revert GRC params to their default */
5235 qed_dbg_grc_set_params_default(p_hwfn);
5236
5237 return status;
5238}
5239
5240enum dbg_status qed_dbg_fw_asserts_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5241 struct qed_ptt *p_ptt,
5242 u32 *buf_size)
5243{
5244 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5245
5246 *buf_size = 0;
5247
5248 if (status != DBG_STATUS_OK)
5249 return status;
5250
5251 /* Update reset state */
5252 qed_update_blocks_reset_state(p_hwfn, p_ptt);
5253
5254 *buf_size = qed_fw_asserts_dump(p_hwfn, p_ptt, NULL, false);
5255
5256 return DBG_STATUS_OK;
5257}
5258
5259enum dbg_status qed_dbg_fw_asserts_dump(struct qed_hwfn *p_hwfn,
5260 struct qed_ptt *p_ptt,
5261 u32 *dump_buf,
5262 u32 buf_size_in_dwords,
5263 u32 *num_dumped_dwords)
5264{
5265 u32 needed_buf_size_in_dwords, *p_size = &needed_buf_size_in_dwords;
5266 enum dbg_status status;
5267
5268 *num_dumped_dwords = 0;
5269
5270 status =
5271 qed_dbg_fw_asserts_get_dump_buf_size(p_hwfn,
5272 p_ptt,
5273 p_size);
5274 if (status != DBG_STATUS_OK)
5275 return status;
5276
5277 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5278 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5279
5280 *num_dumped_dwords = qed_fw_asserts_dump(p_hwfn, p_ptt, dump_buf, true);
5281
5282 /* Revert GRC params to their default */
5283 qed_dbg_grc_set_params_default(p_hwfn);
5284
5285 return DBG_STATUS_OK;
5286}
5287
5288static enum dbg_status qed_dbg_ilt_get_dump_buf_size(struct qed_hwfn *p_hwfn,
5289 struct qed_ptt *p_ptt,
5290 u32 *buf_size)
5291{
5292 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5293
5294 *buf_size = 0;
5295
5296 if (status != DBG_STATUS_OK)
5297 return status;
5298
5299 *buf_size = qed_ilt_dump(p_hwfn, p_ptt, NULL, false);
5300
5301 return DBG_STATUS_OK;
5302}
5303
5304static enum dbg_status qed_dbg_ilt_dump(struct qed_hwfn *p_hwfn,
5305 struct qed_ptt *p_ptt,
5306 u32 *dump_buf,
5307 u32 buf_size_in_dwords,
5308 u32 *num_dumped_dwords)
5309{
5310 u32 needed_buf_size_in_dwords;
5311 enum dbg_status status;
5312
5313 *num_dumped_dwords = 0;
5314
5315 status = qed_dbg_ilt_get_dump_buf_size(p_hwfn,
5316 p_ptt,
5317 &needed_buf_size_in_dwords);
5318 if (status != DBG_STATUS_OK)
5319 return status;
5320
5321 if (buf_size_in_dwords < needed_buf_size_in_dwords)
5322 return DBG_STATUS_DUMP_BUF_TOO_SMALL;
5323
5324 *num_dumped_dwords = qed_ilt_dump(p_hwfn, p_ptt, dump_buf, true);
5325
5326 /* Reveret GRC params to their default */
5327 qed_dbg_grc_set_params_default(p_hwfn);
5328
5329 return DBG_STATUS_OK;
5330}
5331
5332enum dbg_status qed_dbg_read_attn(struct qed_hwfn *p_hwfn,
5333 struct qed_ptt *p_ptt,
5334 enum block_id block_id,
5335 enum dbg_attn_type attn_type,
5336 bool clear_status,
5337 struct dbg_attn_block_result *results)
5338{
5339 enum dbg_status status = qed_dbg_dev_init(p_hwfn);
5340 u8 reg_idx, num_attn_regs, num_result_regs = 0;
5341 const struct dbg_attn_reg *attn_reg_arr;
5342
5343 if (status != DBG_STATUS_OK)
5344 return status;
5345
5346 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_MODE_TREE].ptr ||
5347 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_BLOCKS].ptr ||
5348 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_REGS].ptr)
5349 return DBG_STATUS_DBG_ARRAY_NOT_SET;
5350
5351 attn_reg_arr = qed_get_block_attn_regs(p_hwfn,
5352 block_id,
5353 attn_type, &num_attn_regs);
5354
5355 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) {
5356 const struct dbg_attn_reg *reg_data = &attn_reg_arr[reg_idx];
5357 struct dbg_attn_reg_result *reg_result;
5358 u32 sts_addr, sts_val;
5359 u16 modes_buf_offset;
5360 bool eval_mode;
5361
5362 /* Check mode */
5363 eval_mode = GET_FIELD(reg_data->mode.data,
5364 DBG_MODE_HDR_EVAL_MODE) > 0;
5365 modes_buf_offset = GET_FIELD(reg_data->mode.data,
5366 DBG_MODE_HDR_MODES_BUF_OFFSET);
5367 if (eval_mode && !qed_is_mode_match(p_hwfn, &modes_buf_offset))
5368 continue;
5369
5370 /* Mode match - read attention status register */
5371 sts_addr = DWORDS_TO_BYTES(clear_status ?
5372 reg_data->sts_clr_address :
5373 GET_FIELD(reg_data->data,
5374 DBG_ATTN_REG_STS_ADDRESS));
5375 sts_val = qed_rd(p_hwfn, p_ptt, sts_addr);
5376 if (!sts_val)
5377 continue;
5378
5379 /* Non-zero attention status - add to results */
5380 reg_result = &results->reg_results[num_result_regs];
5381 SET_FIELD(reg_result->data,
5382 DBG_ATTN_REG_RESULT_STS_ADDRESS, sts_addr);
5383 SET_FIELD(reg_result->data,
5384 DBG_ATTN_REG_RESULT_NUM_REG_ATTN,
5385 GET_FIELD(reg_data->data, DBG_ATTN_REG_NUM_REG_ATTN));
5386 reg_result->block_attn_offset = reg_data->block_attn_offset;
5387 reg_result->sts_val = sts_val;
5388 reg_result->mask_val = qed_rd(p_hwfn,
5389 p_ptt,
5390 DWORDS_TO_BYTES
5391 (reg_data->mask_address));
5392 num_result_regs++;
5393 }
5394
5395 results->block_id = (u8)block_id;
5396 results->names_offset =
5397 qed_get_block_attn_data(p_hwfn, block_id, attn_type)->names_offset;
5398 SET_FIELD(results->data, DBG_ATTN_BLOCK_RESULT_ATTN_TYPE, attn_type);
5399 SET_FIELD(results->data,
5400 DBG_ATTN_BLOCK_RESULT_NUM_REGS, num_result_regs);
5401
5402 return DBG_STATUS_OK;
5403}
5404
5405/******************************* Data Types **********************************/
5406
5407/* REG fifo element */
5408struct reg_fifo_element {
5409 u64 data;
5410#define REG_FIFO_ELEMENT_ADDRESS_SHIFT 0
5411#define REG_FIFO_ELEMENT_ADDRESS_MASK 0x7fffff
5412#define REG_FIFO_ELEMENT_ACCESS_SHIFT 23
5413#define REG_FIFO_ELEMENT_ACCESS_MASK 0x1
5414#define REG_FIFO_ELEMENT_PF_SHIFT 24
5415#define REG_FIFO_ELEMENT_PF_MASK 0xf
5416#define REG_FIFO_ELEMENT_VF_SHIFT 28
5417#define REG_FIFO_ELEMENT_VF_MASK 0xff
5418#define REG_FIFO_ELEMENT_PORT_SHIFT 36
5419#define REG_FIFO_ELEMENT_PORT_MASK 0x3
5420#define REG_FIFO_ELEMENT_PRIVILEGE_SHIFT 38
5421#define REG_FIFO_ELEMENT_PRIVILEGE_MASK 0x3
5422#define REG_FIFO_ELEMENT_PROTECTION_SHIFT 40
5423#define REG_FIFO_ELEMENT_PROTECTION_MASK 0x7
5424#define REG_FIFO_ELEMENT_MASTER_SHIFT 43
5425#define REG_FIFO_ELEMENT_MASTER_MASK 0xf
5426#define REG_FIFO_ELEMENT_ERROR_SHIFT 47
5427#define REG_FIFO_ELEMENT_ERROR_MASK 0x1f
5428};
5429
5430/* REG fifo error element */
5431struct reg_fifo_err {
5432 u32 err_code;
5433 const char *err_msg;
5434};
5435
5436/* IGU fifo element */
5437struct igu_fifo_element {
5438 u32 dword0;
5439#define IGU_FIFO_ELEMENT_DWORD0_FID_SHIFT 0
5440#define IGU_FIFO_ELEMENT_DWORD0_FID_MASK 0xff
5441#define IGU_FIFO_ELEMENT_DWORD0_IS_PF_SHIFT 8
5442#define IGU_FIFO_ELEMENT_DWORD0_IS_PF_MASK 0x1
5443#define IGU_FIFO_ELEMENT_DWORD0_SOURCE_SHIFT 9
5444#define IGU_FIFO_ELEMENT_DWORD0_SOURCE_MASK 0xf
5445#define IGU_FIFO_ELEMENT_DWORD0_ERR_TYPE_SHIFT 13
5446#define IGU_FIFO_ELEMENT_DWORD0_ERR_TYPE_MASK 0xf
5447#define IGU_FIFO_ELEMENT_DWORD0_CMD_ADDR_SHIFT 17
5448#define IGU_FIFO_ELEMENT_DWORD0_CMD_ADDR_MASK 0x7fff
5449 u32 dword1;
5450 u32 dword2;
5451#define IGU_FIFO_ELEMENT_DWORD12_IS_WR_CMD_SHIFT 0
5452#define IGU_FIFO_ELEMENT_DWORD12_IS_WR_CMD_MASK 0x1
5453#define IGU_FIFO_ELEMENT_DWORD12_WR_DATA_SHIFT 1
5454#define IGU_FIFO_ELEMENT_DWORD12_WR_DATA_MASK 0xffffffff
5455 u32 reserved;
5456};
5457
5458struct igu_fifo_wr_data {
5459 u32 data;
5460#define IGU_FIFO_WR_DATA_PROD_CONS_SHIFT 0
5461#define IGU_FIFO_WR_DATA_PROD_CONS_MASK 0xffffff
5462#define IGU_FIFO_WR_DATA_UPDATE_FLAG_SHIFT 24
5463#define IGU_FIFO_WR_DATA_UPDATE_FLAG_MASK 0x1
5464#define IGU_FIFO_WR_DATA_EN_DIS_INT_FOR_SB_SHIFT 25
5465#define IGU_FIFO_WR_DATA_EN_DIS_INT_FOR_SB_MASK 0x3
5466#define IGU_FIFO_WR_DATA_SEGMENT_SHIFT 27
5467#define IGU_FIFO_WR_DATA_SEGMENT_MASK 0x1
5468#define IGU_FIFO_WR_DATA_TIMER_MASK_SHIFT 28
5469#define IGU_FIFO_WR_DATA_TIMER_MASK_MASK 0x1
5470#define IGU_FIFO_WR_DATA_CMD_TYPE_SHIFT 31
5471#define IGU_FIFO_WR_DATA_CMD_TYPE_MASK 0x1
5472};
5473
5474struct igu_fifo_cleanup_wr_data {
5475 u32 data;
5476#define IGU_FIFO_CLEANUP_WR_DATA_RESERVED_SHIFT 0
5477#define IGU_FIFO_CLEANUP_WR_DATA_RESERVED_MASK 0x7ffffff
5478#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_VAL_SHIFT 27
5479#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_VAL_MASK 0x1
5480#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_TYPE_SHIFT 28
5481#define IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_TYPE_MASK 0x7
5482#define IGU_FIFO_CLEANUP_WR_DATA_CMD_TYPE_SHIFT 31
5483#define IGU_FIFO_CLEANUP_WR_DATA_CMD_TYPE_MASK 0x1
5484};
5485
5486/* Protection override element */
5487struct protection_override_element {
5488 u64 data;
5489#define PROTECTION_OVERRIDE_ELEMENT_ADDRESS_SHIFT 0
5490#define PROTECTION_OVERRIDE_ELEMENT_ADDRESS_MASK 0x7fffff
5491#define PROTECTION_OVERRIDE_ELEMENT_WINDOW_SIZE_SHIFT 23
5492#define PROTECTION_OVERRIDE_ELEMENT_WINDOW_SIZE_MASK 0xffffff
5493#define PROTECTION_OVERRIDE_ELEMENT_READ_SHIFT 47
5494#define PROTECTION_OVERRIDE_ELEMENT_READ_MASK 0x1
5495#define PROTECTION_OVERRIDE_ELEMENT_WRITE_SHIFT 48
5496#define PROTECTION_OVERRIDE_ELEMENT_WRITE_MASK 0x1
5497#define PROTECTION_OVERRIDE_ELEMENT_READ_PROTECTION_SHIFT 49
5498#define PROTECTION_OVERRIDE_ELEMENT_READ_PROTECTION_MASK 0x7
5499#define PROTECTION_OVERRIDE_ELEMENT_WRITE_PROTECTION_SHIFT 52
5500#define PROTECTION_OVERRIDE_ELEMENT_WRITE_PROTECTION_MASK 0x7
5501};
5502
5503enum igu_fifo_sources {
5504 IGU_SRC_PXP0,
5505 IGU_SRC_PXP1,
5506 IGU_SRC_PXP2,
5507 IGU_SRC_PXP3,
5508 IGU_SRC_PXP4,
5509 IGU_SRC_PXP5,
5510 IGU_SRC_PXP6,
5511 IGU_SRC_PXP7,
5512 IGU_SRC_CAU,
5513 IGU_SRC_ATTN,
5514 IGU_SRC_GRC
5515};
5516
5517enum igu_fifo_addr_types {
5518 IGU_ADDR_TYPE_MSIX_MEM,
5519 IGU_ADDR_TYPE_WRITE_PBA,
5520 IGU_ADDR_TYPE_WRITE_INT_ACK,
5521 IGU_ADDR_TYPE_WRITE_ATTN_BITS,
5522 IGU_ADDR_TYPE_READ_INT,
5523 IGU_ADDR_TYPE_WRITE_PROD_UPDATE,
5524 IGU_ADDR_TYPE_RESERVED
5525};
5526
5527struct igu_fifo_addr_data {
5528 u16 start_addr;
5529 u16 end_addr;
5530 char *desc;
5531 char *vf_desc;
5532 enum igu_fifo_addr_types type;
5533};
5534
5535/******************************** Constants **********************************/
5536
5537#define MAX_MSG_LEN 1024
5538
5539#define MCP_TRACE_MAX_MODULE_LEN 8
5540#define MCP_TRACE_FORMAT_MAX_PARAMS 3
5541#define MCP_TRACE_FORMAT_PARAM_WIDTH \
5542 (MCP_TRACE_FORMAT_P2_SIZE_OFFSET - MCP_TRACE_FORMAT_P1_SIZE_OFFSET)
5543
5544#define REG_FIFO_ELEMENT_ADDR_FACTOR 4
5545#define REG_FIFO_ELEMENT_IS_PF_VF_VAL 127
5546
5547#define PROTECTION_OVERRIDE_ELEMENT_ADDR_FACTOR 4
5548
5549/***************************** Constant Arrays *******************************/
5550
5551/* Status string array */
5552static const char * const s_status_str[] = {
5553 /* DBG_STATUS_OK */
5554 "Operation completed successfully",
5555
5556 /* DBG_STATUS_APP_VERSION_NOT_SET */
5557 "Debug application version wasn't set",
5558
5559 /* DBG_STATUS_UNSUPPORTED_APP_VERSION */
5560 "Unsupported debug application version",
5561
5562 /* DBG_STATUS_DBG_BLOCK_NOT_RESET */
5563 "The debug block wasn't reset since the last recording",
5564
5565 /* DBG_STATUS_INVALID_ARGS */
5566 "Invalid arguments",
5567
5568 /* DBG_STATUS_OUTPUT_ALREADY_SET */
5569 "The debug output was already set",
5570
5571 /* DBG_STATUS_INVALID_PCI_BUF_SIZE */
5572 "Invalid PCI buffer size",
5573
5574 /* DBG_STATUS_PCI_BUF_ALLOC_FAILED */
5575 "PCI buffer allocation failed",
5576
5577 /* DBG_STATUS_PCI_BUF_NOT_ALLOCATED */
5578 "A PCI buffer wasn't allocated",
5579
5580 /* DBG_STATUS_INVALID_FILTER_TRIGGER_DWORDS */
5581 "The filter/trigger constraint dword offsets are not enabled for recording",
5582 /* DBG_STATUS_NO_MATCHING_FRAMING_MODE */
5583 "No matching framing mode",
5584
5585 /* DBG_STATUS_VFC_READ_ERROR */
5586 "Error reading from VFC",
5587
5588 /* DBG_STATUS_STORM_ALREADY_ENABLED */
5589 "The Storm was already enabled",
5590
5591 /* DBG_STATUS_STORM_NOT_ENABLED */
5592 "The specified Storm wasn't enabled",
5593
5594 /* DBG_STATUS_BLOCK_ALREADY_ENABLED */
5595 "The block was already enabled",
5596
5597 /* DBG_STATUS_BLOCK_NOT_ENABLED */
5598 "The specified block wasn't enabled",
5599
5600 /* DBG_STATUS_NO_INPUT_ENABLED */
5601 "No input was enabled for recording",
5602
5603 /* DBG_STATUS_NO_FILTER_TRIGGER_256B */
5604 "Filters and triggers are not allowed in E4 256-bit mode",
5605
5606 /* DBG_STATUS_FILTER_ALREADY_ENABLED */
5607 "The filter was already enabled",
5608
5609 /* DBG_STATUS_TRIGGER_ALREADY_ENABLED */
5610 "The trigger was already enabled",
5611
5612 /* DBG_STATUS_TRIGGER_NOT_ENABLED */
5613 "The trigger wasn't enabled",
5614
5615 /* DBG_STATUS_CANT_ADD_CONSTRAINT */
5616 "A constraint can be added only after a filter was enabled or a trigger state was added",
5617
5618 /* DBG_STATUS_TOO_MANY_TRIGGER_STATES */
5619 "Cannot add more than 3 trigger states",
5620
5621 /* DBG_STATUS_TOO_MANY_CONSTRAINTS */
5622 "Cannot add more than 4 constraints per filter or trigger state",
5623
5624 /* DBG_STATUS_RECORDING_NOT_STARTED */
5625 "The recording wasn't started",
5626
5627 /* DBG_STATUS_DATA_DIDNT_TRIGGER */
5628 "A trigger was configured, but it didn't trigger",
5629
5630 /* DBG_STATUS_NO_DATA_RECORDED */
5631 "No data was recorded",
5632
5633 /* DBG_STATUS_DUMP_BUF_TOO_SMALL */
5634 "Dump buffer is too small",
5635
5636 /* DBG_STATUS_DUMP_NOT_CHUNK_ALIGNED */
5637 "Dumped data is not aligned to chunks",
5638
5639 /* DBG_STATUS_UNKNOWN_CHIP */
5640 "Unknown chip",
5641
5642 /* DBG_STATUS_VIRT_MEM_ALLOC_FAILED */
5643 "Failed allocating virtual memory",
5644
5645 /* DBG_STATUS_BLOCK_IN_RESET */
5646 "The input block is in reset",
5647
5648 /* DBG_STATUS_INVALID_TRACE_SIGNATURE */
5649 "Invalid MCP trace signature found in NVRAM",
5650
5651 /* DBG_STATUS_INVALID_NVRAM_BUNDLE */
5652 "Invalid bundle ID found in NVRAM",
5653
5654 /* DBG_STATUS_NVRAM_GET_IMAGE_FAILED */
5655 "Failed getting NVRAM image",
5656
5657 /* DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE */
5658 "NVRAM image is not dword-aligned",
5659
5660 /* DBG_STATUS_NVRAM_READ_FAILED */
5661 "Failed reading from NVRAM",
5662
5663 /* DBG_STATUS_IDLE_CHK_PARSE_FAILED */
5664 "Idle check parsing failed",
5665
5666 /* DBG_STATUS_MCP_TRACE_BAD_DATA */
5667 "MCP Trace data is corrupt",
5668
5669 /* DBG_STATUS_MCP_TRACE_NO_META */
5670 "Dump doesn't contain meta data - it must be provided in image file",
5671
5672 /* DBG_STATUS_MCP_COULD_NOT_HALT */
5673 "Failed to halt MCP",
5674
5675 /* DBG_STATUS_MCP_COULD_NOT_RESUME */
5676 "Failed to resume MCP after halt",
5677
5678 /* DBG_STATUS_RESERVED0 */
5679 "",
5680
5681 /* DBG_STATUS_SEMI_FIFO_NOT_EMPTY */
5682 "Failed to empty SEMI sync FIFO",
5683
5684 /* DBG_STATUS_IGU_FIFO_BAD_DATA */
5685 "IGU FIFO data is corrupt",
5686
5687 /* DBG_STATUS_MCP_COULD_NOT_MASK_PRTY */
5688 "MCP failed to mask parities",
5689
5690 /* DBG_STATUS_FW_ASSERTS_PARSE_FAILED */
5691 "FW Asserts parsing failed",
5692
5693 /* DBG_STATUS_REG_FIFO_BAD_DATA */
5694 "GRC FIFO data is corrupt",
5695
5696 /* DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA */
5697 "Protection Override data is corrupt",
5698
5699 /* DBG_STATUS_DBG_ARRAY_NOT_SET */
5700 "Debug arrays were not set (when using binary files, dbg_set_bin_ptr must be called)",
5701
5702 /* DBG_STATUS_RESERVED1 */
5703 "",
5704
5705 /* DBG_STATUS_NON_MATCHING_LINES */
5706 "Non-matching debug lines - in E4, all lines must be of the same type (either 128b or 256b)",
5707
5708 /* DBG_STATUS_INSUFFICIENT_HW_IDS */
5709 "Insufficient HW IDs. Try to record less Storms/blocks",
5710
5711 /* DBG_STATUS_DBG_BUS_IN_USE */
5712 "The debug bus is in use",
5713
5714 /* DBG_STATUS_INVALID_STORM_DBG_MODE */
5715 "The storm debug mode is not supported in the current chip",
5716
5717 /* DBG_STATUS_OTHER_ENGINE_BB_ONLY */
5718 "Other engine is supported only in BB",
5719
5720 /* DBG_STATUS_FILTER_SINGLE_HW_ID */
5721 "The configured filter mode requires a single Storm/block input",
5722
5723 /* DBG_STATUS_TRIGGER_SINGLE_HW_ID */
5724 "The configured filter mode requires that all the constraints of a single trigger state will be defined on a single Storm/block input",
5725
5726 /* DBG_STATUS_MISSING_TRIGGER_STATE_STORM */
5727 "When triggering on Storm data, the Storm to trigger on must be specified"
5728};
5729
5730/* Idle check severity names array */
5731static const char * const s_idle_chk_severity_str[] = {
5732 "Error",
5733 "Error if no traffic",
5734 "Warning"
5735};
5736
5737/* MCP Trace level names array */
5738static const char * const s_mcp_trace_level_str[] = {
5739 "ERROR",
5740 "TRACE",
5741 "DEBUG"
5742};
5743
5744/* Access type names array */
5745static const char * const s_access_strs[] = {
5746 "read",
5747 "write"
5748};
5749
5750/* Privilege type names array */
5751static const char * const s_privilege_strs[] = {
5752 "VF",
5753 "PDA",
5754 "HV",
5755 "UA"
5756};
5757
5758/* Protection type names array */
5759static const char * const s_protection_strs[] = {
5760 "(default)",
5761 "(default)",
5762 "(default)",
5763 "(default)",
5764 "override VF",
5765 "override PDA",
5766 "override HV",
5767 "override UA"
5768};
5769
5770/* Master type names array */
5771static const char * const s_master_strs[] = {
5772 "???",
5773 "pxp",
5774 "mcp",
5775 "msdm",
5776 "psdm",
5777 "ysdm",
5778 "usdm",
5779 "tsdm",
5780 "xsdm",
5781 "dbu",
5782 "dmae",
5783 "jdap",
5784 "???",
5785 "???",
5786 "???",
5787 "???"
5788};
5789
5790/* REG FIFO error messages array */
5791static struct reg_fifo_err s_reg_fifo_errors[] = {
5792 {1, "grc timeout"},
5793 {2, "address doesn't belong to any block"},
5794 {4, "reserved address in block or write to read-only address"},
5795 {8, "privilege/protection mismatch"},
5796 {16, "path isolation error"},
5797 {17, "RSL error"}
5798};
5799
5800/* IGU FIFO sources array */
5801static const char * const s_igu_fifo_source_strs[] = {
5802 "TSTORM",
5803 "MSTORM",
5804 "USTORM",
5805 "XSTORM",
5806 "YSTORM",
5807 "PSTORM",
5808 "PCIE",
5809 "NIG_QM_PBF",
5810 "CAU",
5811 "ATTN",
5812 "GRC",
5813};
5814
5815/* IGU FIFO error messages */
5816static const char * const s_igu_fifo_error_strs[] = {
5817 "no error",
5818 "length error",
5819 "function disabled",
5820 "VF sent command to attention address",
5821 "host sent prod update command",
5822 "read of during interrupt register while in MIMD mode",
5823 "access to PXP BAR reserved address",
5824 "producer update command to attention index",
5825 "unknown error",
5826 "SB index not valid",
5827 "SB relative index and FID not found",
5828 "FID not match",
5829 "command with error flag asserted (PCI error or CAU discard)",
5830 "VF sent cleanup and RF cleanup is disabled",
5831 "cleanup command on type bigger than 4"
5832};
5833
5834/* IGU FIFO address data */
5835static const struct igu_fifo_addr_data s_igu_fifo_addr_data[] = {
5836 {0x0, 0x101, "MSI-X Memory", NULL,
5837 IGU_ADDR_TYPE_MSIX_MEM},
5838 {0x102, 0x1ff, "reserved", NULL,
5839 IGU_ADDR_TYPE_RESERVED},
5840 {0x200, 0x200, "Write PBA[0:63]", NULL,
5841 IGU_ADDR_TYPE_WRITE_PBA},
5842 {0x201, 0x201, "Write PBA[64:127]", "reserved",
5843 IGU_ADDR_TYPE_WRITE_PBA},
5844 {0x202, 0x202, "Write PBA[128]", "reserved",
5845 IGU_ADDR_TYPE_WRITE_PBA},
5846 {0x203, 0x3ff, "reserved", NULL,
5847 IGU_ADDR_TYPE_RESERVED},
5848 {0x400, 0x5ef, "Write interrupt acknowledgment", NULL,
5849 IGU_ADDR_TYPE_WRITE_INT_ACK},
5850 {0x5f0, 0x5f0, "Attention bits update", NULL,
5851 IGU_ADDR_TYPE_WRITE_ATTN_BITS},
5852 {0x5f1, 0x5f1, "Attention bits set", NULL,
5853 IGU_ADDR_TYPE_WRITE_ATTN_BITS},
5854 {0x5f2, 0x5f2, "Attention bits clear", NULL,
5855 IGU_ADDR_TYPE_WRITE_ATTN_BITS},
5856 {0x5f3, 0x5f3, "Read interrupt 0:63 with mask", NULL,
5857 IGU_ADDR_TYPE_READ_INT},
5858 {0x5f4, 0x5f4, "Read interrupt 0:31 with mask", NULL,
5859 IGU_ADDR_TYPE_READ_INT},
5860 {0x5f5, 0x5f5, "Read interrupt 32:63 with mask", NULL,
5861 IGU_ADDR_TYPE_READ_INT},
5862 {0x5f6, 0x5f6, "Read interrupt 0:63 without mask", NULL,
5863 IGU_ADDR_TYPE_READ_INT},
5864 {0x5f7, 0x5ff, "reserved", NULL,
5865 IGU_ADDR_TYPE_RESERVED},
5866 {0x600, 0x7ff, "Producer update", NULL,
5867 IGU_ADDR_TYPE_WRITE_PROD_UPDATE}
5868};
5869
5870/******************************** Variables **********************************/
5871
5872/* Temporary buffer, used for print size calculations */
5873static char s_temp_buf[MAX_MSG_LEN];
5874
5875/**************************** Private Functions ******************************/
5876
5877static u32 qed_cyclic_add(u32 a, u32 b, u32 size)
5878{
5879 return (a + b) % size;
5880}
5881
5882static u32 qed_cyclic_sub(u32 a, u32 b, u32 size)
5883{
5884 return (size + a - b) % size;
5885}
5886
5887/* Reads the specified number of bytes from the specified cyclic buffer (up to 4
5888 * bytes) and returns them as a dword value. the specified buffer offset is
5889 * updated.
5890 */
5891static u32 qed_read_from_cyclic_buf(void *buf,
5892 u32 *offset,
5893 u32 buf_size, u8 num_bytes_to_read)
5894{
5895 u8 i, *val_ptr, *bytes_buf = (u8 *)buf;
5896 u32 val = 0;
5897
5898 val_ptr = (u8 *)&val;
5899
5900 /* Assume running on a LITTLE ENDIAN and the buffer is network order
5901 * (BIG ENDIAN), as high order bytes are placed in lower memory address.
5902 */
5903 for (i = 0; i < num_bytes_to_read; i++) {
5904 val_ptr[i] = bytes_buf[*offset];
5905 *offset = qed_cyclic_add(*offset, 1, buf_size);
5906 }
5907
5908 return val;
5909}
5910
5911/* Reads and returns the next byte from the specified buffer.
5912 * The specified buffer offset is updated.
5913 */
5914static u8 qed_read_byte_from_buf(void *buf, u32 *offset)
5915{
5916 return ((u8 *)buf)[(*offset)++];
5917}
5918
5919/* Reads and returns the next dword from the specified buffer.
5920 * The specified buffer offset is updated.
5921 */
5922static u32 qed_read_dword_from_buf(void *buf, u32 *offset)
5923{
5924 u32 dword_val = *(u32 *)&((u8 *)buf)[*offset];
5925
5926 *offset += 4;
5927
5928 return dword_val;
5929}
5930
5931/* Reads the next string from the specified buffer, and copies it to the
5932 * specified pointer. The specified buffer offset is updated.
5933 */
5934static void qed_read_str_from_buf(void *buf, u32 *offset, u32 size, char *dest)
5935{
5936 const char *source_str = &((const char *)buf)[*offset];
5937
5938 strncpy(dest, source_str, size);
5939 dest[size - 1] = '\0';
5940 *offset += size;
5941}
5942
5943/* Returns a pointer to the specified offset (in bytes) of the specified buffer.
5944 * If the specified buffer in NULL, a temporary buffer pointer is returned.
5945 */
5946static char *qed_get_buf_ptr(void *buf, u32 offset)
5947{
5948 return buf ? (char *)buf + offset : s_temp_buf;
5949}
5950
5951/* Reads a param from the specified buffer. Returns the number of dwords read.
5952 * If the returned str_param is NULL, the param is numeric and its value is
5953 * returned in num_param.
5954 * Otheriwise, the param is a string and its pointer is returned in str_param.
5955 */
5956static u32 qed_read_param(u32 *dump_buf,
5957 const char **param_name,
5958 const char **param_str_val, u32 *param_num_val)
5959{
5960 char *char_buf = (char *)dump_buf;
5961 size_t offset = 0;
5962
5963 /* Extract param name */
5964 *param_name = char_buf;
5965 offset += strlen(*param_name) + 1;
5966
5967 /* Check param type */
5968 if (*(char_buf + offset++)) {
5969 /* String param */
5970 *param_str_val = char_buf + offset;
5971 *param_num_val = 0;
5972 offset += strlen(*param_str_val) + 1;
5973 if (offset & 0x3)
5974 offset += (4 - (offset & 0x3));
5975 } else {
5976 /* Numeric param */
5977 *param_str_val = NULL;
5978 if (offset & 0x3)
5979 offset += (4 - (offset & 0x3));
5980 *param_num_val = *(u32 *)(char_buf + offset);
5981 offset += 4;
5982 }
5983
5984 return (u32)offset / 4;
5985}
5986
5987/* Reads a section header from the specified buffer.
5988 * Returns the number of dwords read.
5989 */
5990static u32 qed_read_section_hdr(u32 *dump_buf,
5991 const char **section_name,
5992 u32 *num_section_params)
5993{
5994 const char *param_str_val;
5995
5996 return qed_read_param(dump_buf,
5997 section_name, ¶m_str_val, num_section_params);
5998}
5999
6000/* Reads section params from the specified buffer and prints them to the results
6001 * buffer. Returns the number of dwords read.
6002 */
6003static u32 qed_print_section_params(u32 *dump_buf,
6004 u32 num_section_params,
6005 char *results_buf, u32 *num_chars_printed)
6006{
6007 u32 i, dump_offset = 0, results_offset = 0;
6008
6009 for (i = 0; i < num_section_params; i++) {
6010 const char *param_name, *param_str_val;
6011 u32 param_num_val = 0;
6012
6013 dump_offset += qed_read_param(dump_buf + dump_offset,
6014 ¶m_name,
6015 ¶m_str_val, ¶m_num_val);
6016
6017 if (param_str_val)
6018 results_offset +=
6019 sprintf(qed_get_buf_ptr(results_buf,
6020 results_offset),
6021 "%s: %s\n", param_name, param_str_val);
6022 else if (strcmp(param_name, "fw-timestamp"))
6023 results_offset +=
6024 sprintf(qed_get_buf_ptr(results_buf,
6025 results_offset),
6026 "%s: %d\n", param_name, param_num_val);
6027 }
6028
6029 results_offset += sprintf(qed_get_buf_ptr(results_buf, results_offset),
6030 "\n");
6031
6032 *num_chars_printed = results_offset;
6033
6034 return dump_offset;
6035}
6036
6037/* Returns the block name that matches the specified block ID,
6038 * or NULL if not found.
6039 */
6040static const char *qed_dbg_get_block_name(struct qed_hwfn *p_hwfn,
6041 enum block_id block_id)
6042{
6043 const struct dbg_block_user *block =
6044 (const struct dbg_block_user *)
6045 p_hwfn->dbg_arrays[BIN_BUF_DBG_BLOCKS_USER_DATA].ptr + block_id;
6046
6047 return (const char *)block->name;
6048}
6049
6050static struct dbg_tools_user_data *qed_dbg_get_user_data(struct qed_hwfn
6051 *p_hwfn)
6052{
6053 return (struct dbg_tools_user_data *)p_hwfn->dbg_user_info;
6054}
6055
6056/* Parses the idle check rules and returns the number of characters printed.
6057 * In case of parsing error, returns 0.
6058 */
6059static u32 qed_parse_idle_chk_dump_rules(struct qed_hwfn *p_hwfn,
6060 u32 *dump_buf,
6061 u32 *dump_buf_end,
6062 u32 num_rules,
6063 bool print_fw_idle_chk,
6064 char *results_buf,
6065 u32 *num_errors, u32 *num_warnings)
6066{
6067 /* Offset in results_buf in bytes */
6068 u32 results_offset = 0;
6069
6070 u32 rule_idx;
6071 u16 i, j;
6072
6073 *num_errors = 0;
6074 *num_warnings = 0;
6075
6076 /* Go over dumped results */
6077 for (rule_idx = 0; rule_idx < num_rules && dump_buf < dump_buf_end;
6078 rule_idx++) {
6079 const struct dbg_idle_chk_rule_parsing_data *rule_parsing_data;
6080 struct dbg_idle_chk_result_hdr *hdr;
6081 const char *parsing_str, *lsi_msg;
6082 u32 parsing_str_offset;
6083 bool has_fw_msg;
6084 u8 curr_reg_id;
6085
6086 hdr = (struct dbg_idle_chk_result_hdr *)dump_buf;
6087 rule_parsing_data =
6088 (const struct dbg_idle_chk_rule_parsing_data *)
6089 p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_PARSING_DATA].ptr +
6090 hdr->rule_id;
6091 parsing_str_offset =
6092 GET_FIELD(rule_parsing_data->data,
6093 DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET);
6094 has_fw_msg =
6095 GET_FIELD(rule_parsing_data->data,
6096 DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG) > 0;
6097 parsing_str = (const char *)
6098 p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr +
6099 parsing_str_offset;
6100 lsi_msg = parsing_str;
6101 curr_reg_id = 0;
6102
6103 if (hdr->severity >= MAX_DBG_IDLE_CHK_SEVERITY_TYPES)
6104 return 0;
6105
6106 /* Skip rule header */
6107 dump_buf += BYTES_TO_DWORDS(sizeof(*hdr));
6108
6109 /* Update errors/warnings count */
6110 if (hdr->severity == IDLE_CHK_SEVERITY_ERROR ||
6111 hdr->severity == IDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC)
6112 (*num_errors)++;
6113 else
6114 (*num_warnings)++;
6115
6116 /* Print rule severity */
6117 results_offset +=
6118 sprintf(qed_get_buf_ptr(results_buf,
6119 results_offset), "%s: ",
6120 s_idle_chk_severity_str[hdr->severity]);
6121
6122 /* Print rule message */
6123 if (has_fw_msg)
6124 parsing_str += strlen(parsing_str) + 1;
6125 results_offset +=
6126 sprintf(qed_get_buf_ptr(results_buf,
6127 results_offset), "%s.",
6128 has_fw_msg &&
6129 print_fw_idle_chk ? parsing_str : lsi_msg);
6130 parsing_str += strlen(parsing_str) + 1;
6131
6132 /* Print register values */
6133 results_offset +=
6134 sprintf(qed_get_buf_ptr(results_buf,
6135 results_offset), " Registers:");
6136 for (i = 0;
6137 i < hdr->num_dumped_cond_regs + hdr->num_dumped_info_regs;
6138 i++) {
6139 struct dbg_idle_chk_result_reg_hdr *reg_hdr;
6140 bool is_mem;
6141 u8 reg_id;
6142
6143 reg_hdr =
6144 (struct dbg_idle_chk_result_reg_hdr *)dump_buf;
6145 is_mem = GET_FIELD(reg_hdr->data,
6146 DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM);
6147 reg_id = GET_FIELD(reg_hdr->data,
6148 DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID);
6149
6150 /* Skip reg header */
6151 dump_buf += BYTES_TO_DWORDS(sizeof(*reg_hdr));
6152
6153 /* Skip register names until the required reg_id is
6154 * reached.
6155 */
6156 for (; reg_id > curr_reg_id;
6157 curr_reg_id++,
6158 parsing_str += strlen(parsing_str) + 1);
6159
6160 results_offset +=
6161 sprintf(qed_get_buf_ptr(results_buf,
6162 results_offset), " %s",
6163 parsing_str);
6164 if (i < hdr->num_dumped_cond_regs && is_mem)
6165 results_offset +=
6166 sprintf(qed_get_buf_ptr(results_buf,
6167 results_offset),
6168 "[%d]", hdr->mem_entry_id +
6169 reg_hdr->start_entry);
6170 results_offset +=
6171 sprintf(qed_get_buf_ptr(results_buf,
6172 results_offset), "=");
6173 for (j = 0; j < reg_hdr->size; j++, dump_buf++) {
6174 results_offset +=
6175 sprintf(qed_get_buf_ptr(results_buf,
6176 results_offset),
6177 "0x%x", *dump_buf);
6178 if (j < reg_hdr->size - 1)
6179 results_offset +=
6180 sprintf(qed_get_buf_ptr
6181 (results_buf,
6182 results_offset), ",");
6183 }
6184 }
6185
6186 results_offset +=
6187 sprintf(qed_get_buf_ptr(results_buf, results_offset), "\n");
6188 }
6189
6190 /* Check if end of dump buffer was exceeded */
6191 if (dump_buf > dump_buf_end)
6192 return 0;
6193
6194 return results_offset;
6195}
6196
6197/* Parses an idle check dump buffer.
6198 * If result_buf is not NULL, the idle check results are printed to it.
6199 * In any case, the required results buffer size is assigned to
6200 * parsed_results_bytes.
6201 * The parsing status is returned.
6202 */
6203static enum dbg_status qed_parse_idle_chk_dump(struct qed_hwfn *p_hwfn,
6204 u32 *dump_buf,
6205 u32 num_dumped_dwords,
6206 char *results_buf,
6207 u32 *parsed_results_bytes,
6208 u32 *num_errors,
6209 u32 *num_warnings)
6210{
6211 const char *section_name, *param_name, *param_str_val;
6212 u32 *dump_buf_end = dump_buf + num_dumped_dwords;
6213 u32 num_section_params = 0, num_rules;
6214
6215 /* Offset in results_buf in bytes */
6216 u32 results_offset = 0;
6217
6218 *parsed_results_bytes = 0;
6219 *num_errors = 0;
6220 *num_warnings = 0;
6221
6222 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr ||
6223 !p_hwfn->dbg_arrays[BIN_BUF_DBG_IDLE_CHK_PARSING_DATA].ptr)
6224 return DBG_STATUS_DBG_ARRAY_NOT_SET;
6225
6226 /* Read global_params section */
6227 dump_buf += qed_read_section_hdr(dump_buf,
6228 §ion_name, &num_section_params);
6229 if (strcmp(section_name, "global_params"))
6230 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6231
6232 /* Print global params */
6233 dump_buf += qed_print_section_params(dump_buf,
6234 num_section_params,
6235 results_buf, &results_offset);
6236
6237 /* Read idle_chk section */
6238 dump_buf += qed_read_section_hdr(dump_buf,
6239 §ion_name, &num_section_params);
6240 if (strcmp(section_name, "idle_chk") || num_section_params != 1)
6241 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6242 dump_buf += qed_read_param(dump_buf,
6243 ¶m_name, ¶m_str_val, &num_rules);
6244 if (strcmp(param_name, "num_rules"))
6245 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6246
6247 if (num_rules) {
6248 u32 rules_print_size;
6249
6250 /* Print FW output */
6251 results_offset +=
6252 sprintf(qed_get_buf_ptr(results_buf,
6253 results_offset),
6254 "FW_IDLE_CHECK:\n");
6255 rules_print_size =
6256 qed_parse_idle_chk_dump_rules(p_hwfn,
6257 dump_buf,
6258 dump_buf_end,
6259 num_rules,
6260 true,
6261 results_buf ?
6262 results_buf +
6263 results_offset :
6264 NULL,
6265 num_errors,
6266 num_warnings);
6267 results_offset += rules_print_size;
6268 if (!rules_print_size)
6269 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6270
6271 /* Print LSI output */
6272 results_offset +=
6273 sprintf(qed_get_buf_ptr(results_buf,
6274 results_offset),
6275 "\nLSI_IDLE_CHECK:\n");
6276 rules_print_size =
6277 qed_parse_idle_chk_dump_rules(p_hwfn,
6278 dump_buf,
6279 dump_buf_end,
6280 num_rules,
6281 false,
6282 results_buf ?
6283 results_buf +
6284 results_offset :
6285 NULL,
6286 num_errors,
6287 num_warnings);
6288 results_offset += rules_print_size;
6289 if (!rules_print_size)
6290 return DBG_STATUS_IDLE_CHK_PARSE_FAILED;
6291 }
6292
6293 /* Print errors/warnings count */
6294 if (*num_errors)
6295 results_offset +=
6296 sprintf(qed_get_buf_ptr(results_buf,
6297 results_offset),
6298 "\nIdle Check failed!!! (with %d errors and %d warnings)\n",
6299 *num_errors, *num_warnings);
6300 else if (*num_warnings)
6301 results_offset +=
6302 sprintf(qed_get_buf_ptr(results_buf,
6303 results_offset),
6304 "\nIdle Check completed successfully (with %d warnings)\n",
6305 *num_warnings);
6306 else
6307 results_offset +=
6308 sprintf(qed_get_buf_ptr(results_buf,
6309 results_offset),
6310 "\nIdle Check completed successfully\n");
6311
6312 /* Add 1 for string NULL termination */
6313 *parsed_results_bytes = results_offset + 1;
6314
6315 return DBG_STATUS_OK;
6316}
6317
6318/* Allocates and fills MCP Trace meta data based on the specified meta data
6319 * dump buffer.
6320 * Returns debug status code.
6321 */
6322static enum dbg_status
6323qed_mcp_trace_alloc_meta_data(struct qed_hwfn *p_hwfn,
6324 const u32 *meta_buf)
6325{
6326 struct dbg_tools_user_data *dev_user_data;
6327 u32 offset = 0, signature, i;
6328 struct mcp_trace_meta *meta;
6329 u8 *meta_buf_bytes;
6330
6331 dev_user_data = qed_dbg_get_user_data(p_hwfn);
6332 meta = &dev_user_data->mcp_trace_meta;
6333 meta_buf_bytes = (u8 *)meta_buf;
6334
6335 /* Free the previous meta before loading a new one. */
6336 if (meta->is_allocated)
6337 qed_mcp_trace_free_meta_data(p_hwfn);
6338
6339 memset(meta, 0, sizeof(*meta));
6340
6341 /* Read first signature */
6342 signature = qed_read_dword_from_buf(meta_buf_bytes, &offset);
6343 if (signature != NVM_MAGIC_VALUE)
6344 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
6345
6346 /* Read no. of modules and allocate memory for their pointers */
6347 meta->modules_num = qed_read_byte_from_buf(meta_buf_bytes, &offset);
6348 meta->modules = kcalloc(meta->modules_num, sizeof(char *),
6349 GFP_KERNEL);
6350 if (!meta->modules)
6351 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6352
6353 /* Allocate and read all module strings */
6354 for (i = 0; i < meta->modules_num; i++) {
6355 u8 module_len = qed_read_byte_from_buf(meta_buf_bytes, &offset);
6356
6357 *(meta->modules + i) = kzalloc(module_len, GFP_KERNEL);
6358 if (!(*(meta->modules + i))) {
6359 /* Update number of modules to be released */
6360 meta->modules_num = i ? i - 1 : 0;
6361 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6362 }
6363
6364 qed_read_str_from_buf(meta_buf_bytes, &offset, module_len,
6365 *(meta->modules + i));
6366 if (module_len > MCP_TRACE_MAX_MODULE_LEN)
6367 (*(meta->modules + i))[MCP_TRACE_MAX_MODULE_LEN] = '\0';
6368 }
6369
6370 /* Read second signature */
6371 signature = qed_read_dword_from_buf(meta_buf_bytes, &offset);
6372 if (signature != NVM_MAGIC_VALUE)
6373 return DBG_STATUS_INVALID_TRACE_SIGNATURE;
6374
6375 /* Read number of formats and allocate memory for all formats */
6376 meta->formats_num = qed_read_dword_from_buf(meta_buf_bytes, &offset);
6377 meta->formats = kcalloc(meta->formats_num,
6378 sizeof(struct mcp_trace_format),
6379 GFP_KERNEL);
6380 if (!meta->formats)
6381 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6382
6383 /* Allocate and read all strings */
6384 for (i = 0; i < meta->formats_num; i++) {
6385 struct mcp_trace_format *format_ptr = &meta->formats[i];
6386 u8 format_len;
6387
6388 format_ptr->data = qed_read_dword_from_buf(meta_buf_bytes,
6389 &offset);
6390 format_len = GET_MFW_FIELD(format_ptr->data,
6391 MCP_TRACE_FORMAT_LEN);
6392 format_ptr->format_str = kzalloc(format_len, GFP_KERNEL);
6393 if (!format_ptr->format_str) {
6394 /* Update number of modules to be released */
6395 meta->formats_num = i ? i - 1 : 0;
6396 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
6397 }
6398
6399 qed_read_str_from_buf(meta_buf_bytes,
6400 &offset,
6401 format_len, format_ptr->format_str);
6402 }
6403
6404 meta->is_allocated = true;
6405 return DBG_STATUS_OK;
6406}
6407
6408/* Parses an MCP trace buffer. If result_buf is not NULL, the MCP Trace results
6409 * are printed to it. The parsing status is returned.
6410 * Arguments:
6411 * trace_buf - MCP trace cyclic buffer
6412 * trace_buf_size - MCP trace cyclic buffer size in bytes
6413 * data_offset - offset in bytes of the data to parse in the MCP trace cyclic
6414 * buffer.
6415 * data_size - size in bytes of data to parse.
6416 * parsed_buf - destination buffer for parsed data.
6417 * parsed_results_bytes - size of parsed data in bytes.
6418 */
6419static enum dbg_status qed_parse_mcp_trace_buf(struct qed_hwfn *p_hwfn,
6420 u8 *trace_buf,
6421 u32 trace_buf_size,
6422 u32 data_offset,
6423 u32 data_size,
6424 char *parsed_buf,
6425 u32 *parsed_results_bytes)
6426{
6427 struct dbg_tools_user_data *dev_user_data;
6428 struct mcp_trace_meta *meta;
6429 u32 param_mask, param_shift;
6430 enum dbg_status status;
6431
6432 dev_user_data = qed_dbg_get_user_data(p_hwfn);
6433 meta = &dev_user_data->mcp_trace_meta;
6434 *parsed_results_bytes = 0;
6435
6436 if (!meta->is_allocated)
6437 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6438
6439 status = DBG_STATUS_OK;
6440
6441 while (data_size) {
6442 struct mcp_trace_format *format_ptr;
6443 u8 format_level, format_module;
6444 u32 params[3] = { 0, 0, 0 };
6445 u32 header, format_idx, i;
6446
6447 if (data_size < MFW_TRACE_ENTRY_SIZE)
6448 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6449
6450 header = qed_read_from_cyclic_buf(trace_buf,
6451 &data_offset,
6452 trace_buf_size,
6453 MFW_TRACE_ENTRY_SIZE);
6454 data_size -= MFW_TRACE_ENTRY_SIZE;
6455 format_idx = header & MFW_TRACE_EVENTID_MASK;
6456
6457 /* Skip message if its index doesn't exist in the meta data */
6458 if (format_idx >= meta->formats_num) {
6459 u8 format_size = (u8)GET_MFW_FIELD(header,
6460 MFW_TRACE_PRM_SIZE);
6461
6462 if (data_size < format_size)
6463 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6464
6465 data_offset = qed_cyclic_add(data_offset,
6466 format_size,
6467 trace_buf_size);
6468 data_size -= format_size;
6469 continue;
6470 }
6471
6472 format_ptr = &meta->formats[format_idx];
6473
6474 for (i = 0,
6475 param_mask = MCP_TRACE_FORMAT_P1_SIZE_MASK, param_shift =
6476 MCP_TRACE_FORMAT_P1_SIZE_OFFSET;
6477 i < MCP_TRACE_FORMAT_MAX_PARAMS;
6478 i++, param_mask <<= MCP_TRACE_FORMAT_PARAM_WIDTH,
6479 param_shift += MCP_TRACE_FORMAT_PARAM_WIDTH) {
6480 /* Extract param size (0..3) */
6481 u8 param_size = (u8)((format_ptr->data & param_mask) >>
6482 param_shift);
6483
6484 /* If the param size is zero, there are no other
6485 * parameters.
6486 */
6487 if (!param_size)
6488 break;
6489
6490 /* Size is encoded using 2 bits, where 3 is used to
6491 * encode 4.
6492 */
6493 if (param_size == 3)
6494 param_size = 4;
6495
6496 if (data_size < param_size)
6497 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6498
6499 params[i] = qed_read_from_cyclic_buf(trace_buf,
6500 &data_offset,
6501 trace_buf_size,
6502 param_size);
6503 data_size -= param_size;
6504 }
6505
6506 format_level = (u8)GET_MFW_FIELD(format_ptr->data,
6507 MCP_TRACE_FORMAT_LEVEL);
6508 format_module = (u8)GET_MFW_FIELD(format_ptr->data,
6509 MCP_TRACE_FORMAT_MODULE);
6510 if (format_level >= ARRAY_SIZE(s_mcp_trace_level_str))
6511 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6512
6513 /* Print current message to results buffer */
6514 *parsed_results_bytes +=
6515 sprintf(qed_get_buf_ptr(parsed_buf,
6516 *parsed_results_bytes),
6517 "%s %-8s: ",
6518 s_mcp_trace_level_str[format_level],
6519 meta->modules[format_module]);
6520 *parsed_results_bytes +=
6521 sprintf(qed_get_buf_ptr(parsed_buf, *parsed_results_bytes),
6522 format_ptr->format_str,
6523 params[0], params[1], params[2]);
6524 }
6525
6526 /* Add string NULL terminator */
6527 (*parsed_results_bytes)++;
6528
6529 return status;
6530}
6531
6532/* Parses an MCP Trace dump buffer.
6533 * If result_buf is not NULL, the MCP Trace results are printed to it.
6534 * In any case, the required results buffer size is assigned to
6535 * parsed_results_bytes.
6536 * The parsing status is returned.
6537 */
6538static enum dbg_status qed_parse_mcp_trace_dump(struct qed_hwfn *p_hwfn,
6539 u32 *dump_buf,
6540 char *results_buf,
6541 u32 *parsed_results_bytes,
6542 bool free_meta_data)
6543{
6544 const char *section_name, *param_name, *param_str_val;
6545 u32 data_size, trace_data_dwords, trace_meta_dwords;
6546 u32 offset, results_offset, results_buf_bytes;
6547 u32 param_num_val, num_section_params;
6548 struct mcp_trace *trace;
6549 enum dbg_status status;
6550 const u32 *meta_buf;
6551 u8 *trace_buf;
6552
6553 *parsed_results_bytes = 0;
6554
6555 /* Read global_params section */
6556 dump_buf += qed_read_section_hdr(dump_buf,
6557 §ion_name, &num_section_params);
6558 if (strcmp(section_name, "global_params"))
6559 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6560
6561 /* Print global params */
6562 dump_buf += qed_print_section_params(dump_buf,
6563 num_section_params,
6564 results_buf, &results_offset);
6565
6566 /* Read trace_data section */
6567 dump_buf += qed_read_section_hdr(dump_buf,
6568 §ion_name, &num_section_params);
6569 if (strcmp(section_name, "mcp_trace_data") || num_section_params != 1)
6570 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6571 dump_buf += qed_read_param(dump_buf,
6572 ¶m_name, ¶m_str_val, ¶m_num_val);
6573 if (strcmp(param_name, "size"))
6574 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6575 trace_data_dwords = param_num_val;
6576
6577 /* Prepare trace info */
6578 trace = (struct mcp_trace *)dump_buf;
6579 if (trace->signature != MFW_TRACE_SIGNATURE || !trace->size)
6580 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6581
6582 trace_buf = (u8 *)dump_buf + sizeof(*trace);
6583 offset = trace->trace_oldest;
6584 data_size = qed_cyclic_sub(trace->trace_prod, offset, trace->size);
6585 dump_buf += trace_data_dwords;
6586
6587 /* Read meta_data section */
6588 dump_buf += qed_read_section_hdr(dump_buf,
6589 §ion_name, &num_section_params);
6590 if (strcmp(section_name, "mcp_trace_meta"))
6591 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6592 dump_buf += qed_read_param(dump_buf,
6593 ¶m_name, ¶m_str_val, ¶m_num_val);
6594 if (strcmp(param_name, "size"))
6595 return DBG_STATUS_MCP_TRACE_BAD_DATA;
6596 trace_meta_dwords = param_num_val;
6597
6598 /* Choose meta data buffer */
6599 if (!trace_meta_dwords) {
6600 /* Dump doesn't include meta data */
6601 struct dbg_tools_user_data *dev_user_data =
6602 qed_dbg_get_user_data(p_hwfn);
6603
6604 if (!dev_user_data->mcp_trace_user_meta_buf)
6605 return DBG_STATUS_MCP_TRACE_NO_META;
6606
6607 meta_buf = dev_user_data->mcp_trace_user_meta_buf;
6608 } else {
6609 /* Dump includes meta data */
6610 meta_buf = dump_buf;
6611 }
6612
6613 /* Allocate meta data memory */
6614 status = qed_mcp_trace_alloc_meta_data(p_hwfn, meta_buf);
6615 if (status != DBG_STATUS_OK)
6616 return status;
6617
6618 status = qed_parse_mcp_trace_buf(p_hwfn,
6619 trace_buf,
6620 trace->size,
6621 offset,
6622 data_size,
6623 results_buf ?
6624 results_buf + results_offset :
6625 NULL,
6626 &results_buf_bytes);
6627 if (status != DBG_STATUS_OK)
6628 return status;
6629
6630 if (free_meta_data)
6631 qed_mcp_trace_free_meta_data(p_hwfn);
6632
6633 *parsed_results_bytes = results_offset + results_buf_bytes;
6634
6635 return DBG_STATUS_OK;
6636}
6637
6638/* Parses a Reg FIFO dump buffer.
6639 * If result_buf is not NULL, the Reg FIFO results are printed to it.
6640 * In any case, the required results buffer size is assigned to
6641 * parsed_results_bytes.
6642 * The parsing status is returned.
6643 */
6644static enum dbg_status qed_parse_reg_fifo_dump(u32 *dump_buf,
6645 char *results_buf,
6646 u32 *parsed_results_bytes)
6647{
6648 const char *section_name, *param_name, *param_str_val;
6649 u32 param_num_val, num_section_params, num_elements;
6650 struct reg_fifo_element *elements;
6651 u8 i, j, err_code, vf_val;
6652 u32 results_offset = 0;
6653 char vf_str[4];
6654
6655 /* Read global_params section */
6656 dump_buf += qed_read_section_hdr(dump_buf,
6657 §ion_name, &num_section_params);
6658 if (strcmp(section_name, "global_params"))
6659 return DBG_STATUS_REG_FIFO_BAD_DATA;
6660
6661 /* Print global params */
6662 dump_buf += qed_print_section_params(dump_buf,
6663 num_section_params,
6664 results_buf, &results_offset);
6665
6666 /* Read reg_fifo_data section */
6667 dump_buf += qed_read_section_hdr(dump_buf,
6668 §ion_name, &num_section_params);
6669 if (strcmp(section_name, "reg_fifo_data"))
6670 return DBG_STATUS_REG_FIFO_BAD_DATA;
6671 dump_buf += qed_read_param(dump_buf,
6672 ¶m_name, ¶m_str_val, ¶m_num_val);
6673 if (strcmp(param_name, "size"))
6674 return DBG_STATUS_REG_FIFO_BAD_DATA;
6675 if (param_num_val % REG_FIFO_ELEMENT_DWORDS)
6676 return DBG_STATUS_REG_FIFO_BAD_DATA;
6677 num_elements = param_num_val / REG_FIFO_ELEMENT_DWORDS;
6678 elements = (struct reg_fifo_element *)dump_buf;
6679
6680 /* Decode elements */
6681 for (i = 0; i < num_elements; i++) {
6682 const char *err_msg = NULL;
6683
6684 /* Discover if element belongs to a VF or a PF */
6685 vf_val = GET_FIELD(elements[i].data, REG_FIFO_ELEMENT_VF);
6686 if (vf_val == REG_FIFO_ELEMENT_IS_PF_VF_VAL)
6687 sprintf(vf_str, "%s", "N/A");
6688 else
6689 sprintf(vf_str, "%d", vf_val);
6690
6691 /* Find error message */
6692 err_code = GET_FIELD(elements[i].data, REG_FIFO_ELEMENT_ERROR);
6693 for (j = 0; j < ARRAY_SIZE(s_reg_fifo_errors) && !err_msg; j++)
6694 if (err_code == s_reg_fifo_errors[j].err_code)
6695 err_msg = s_reg_fifo_errors[j].err_msg;
6696
6697 /* Add parsed element to parsed buffer */
6698 results_offset +=
6699 sprintf(qed_get_buf_ptr(results_buf,
6700 results_offset),
6701 "raw: 0x%016llx, address: 0x%07x, access: %-5s, pf: %2d, vf: %s, port: %d, privilege: %-3s, protection: %-12s, master: %-4s, error: %s\n",
6702 elements[i].data,
6703 (u32)GET_FIELD(elements[i].data,
6704 REG_FIFO_ELEMENT_ADDRESS) *
6705 REG_FIFO_ELEMENT_ADDR_FACTOR,
6706 s_access_strs[GET_FIELD(elements[i].data,
6707 REG_FIFO_ELEMENT_ACCESS)],
6708 (u32)GET_FIELD(elements[i].data,
6709 REG_FIFO_ELEMENT_PF),
6710 vf_str,
6711 (u32)GET_FIELD(elements[i].data,
6712 REG_FIFO_ELEMENT_PORT),
6713 s_privilege_strs[GET_FIELD(elements[i].data,
6714 REG_FIFO_ELEMENT_PRIVILEGE)],
6715 s_protection_strs[GET_FIELD(elements[i].data,
6716 REG_FIFO_ELEMENT_PROTECTION)],
6717 s_master_strs[GET_FIELD(elements[i].data,
6718 REG_FIFO_ELEMENT_MASTER)],
6719 err_msg ? err_msg : "unknown error code");
6720 }
6721
6722 results_offset += sprintf(qed_get_buf_ptr(results_buf,
6723 results_offset),
6724 "fifo contained %d elements", num_elements);
6725
6726 /* Add 1 for string NULL termination */
6727 *parsed_results_bytes = results_offset + 1;
6728
6729 return DBG_STATUS_OK;
6730}
6731
6732static enum dbg_status qed_parse_igu_fifo_element(struct igu_fifo_element
6733 *element, char
6734 *results_buf,
6735 u32 *results_offset)
6736{
6737 const struct igu_fifo_addr_data *found_addr = NULL;
6738 u8 source, err_type, i, is_cleanup;
6739 char parsed_addr_data[32];
6740 char parsed_wr_data[256];
6741 u32 wr_data, prod_cons;
6742 bool is_wr_cmd, is_pf;
6743 u16 cmd_addr;
6744 u64 dword12;
6745
6746 /* Dword12 (dword index 1 and 2) contains bits 32..95 of the
6747 * FIFO element.
6748 */
6749 dword12 = ((u64)element->dword2 << 32) | element->dword1;
6750 is_wr_cmd = GET_FIELD(dword12, IGU_FIFO_ELEMENT_DWORD12_IS_WR_CMD);
6751 is_pf = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_IS_PF);
6752 cmd_addr = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_CMD_ADDR);
6753 source = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_SOURCE);
6754 err_type = GET_FIELD(element->dword0, IGU_FIFO_ELEMENT_DWORD0_ERR_TYPE);
6755
6756 if (source >= ARRAY_SIZE(s_igu_fifo_source_strs))
6757 return DBG_STATUS_IGU_FIFO_BAD_DATA;
6758 if (err_type >= ARRAY_SIZE(s_igu_fifo_error_strs))
6759 return DBG_STATUS_IGU_FIFO_BAD_DATA;
6760
6761 /* Find address data */
6762 for (i = 0; i < ARRAY_SIZE(s_igu_fifo_addr_data) && !found_addr; i++) {
6763 const struct igu_fifo_addr_data *curr_addr =
6764 &s_igu_fifo_addr_data[i];
6765
6766 if (cmd_addr >= curr_addr->start_addr && cmd_addr <=
6767 curr_addr->end_addr)
6768 found_addr = curr_addr;
6769 }
6770
6771 if (!found_addr)
6772 return DBG_STATUS_IGU_FIFO_BAD_DATA;
6773
6774 /* Prepare parsed address data */
6775 switch (found_addr->type) {
6776 case IGU_ADDR_TYPE_MSIX_MEM:
6777 sprintf(parsed_addr_data, " vector_num = 0x%x", cmd_addr / 2);
6778 break;
6779 case IGU_ADDR_TYPE_WRITE_INT_ACK:
6780 case IGU_ADDR_TYPE_WRITE_PROD_UPDATE:
6781 sprintf(parsed_addr_data,
6782 " SB = 0x%x", cmd_addr - found_addr->start_addr);
6783 break;
6784 default:
6785 parsed_addr_data[0] = '\0';
6786 }
6787
6788 if (!is_wr_cmd) {
6789 parsed_wr_data[0] = '\0';
6790 goto out;
6791 }
6792
6793 /* Prepare parsed write data */
6794 wr_data = GET_FIELD(dword12, IGU_FIFO_ELEMENT_DWORD12_WR_DATA);
6795 prod_cons = GET_FIELD(wr_data, IGU_FIFO_WR_DATA_PROD_CONS);
6796 is_cleanup = GET_FIELD(wr_data, IGU_FIFO_WR_DATA_CMD_TYPE);
6797
6798 if (source == IGU_SRC_ATTN) {
6799 sprintf(parsed_wr_data, "prod: 0x%x, ", prod_cons);
6800 } else {
6801 if (is_cleanup) {
6802 u8 cleanup_val, cleanup_type;
6803
6804 cleanup_val =
6805 GET_FIELD(wr_data,
6806 IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_VAL);
6807 cleanup_type =
6808 GET_FIELD(wr_data,
6809 IGU_FIFO_CLEANUP_WR_DATA_CLEANUP_TYPE);
6810
6811 sprintf(parsed_wr_data,
6812 "cmd_type: cleanup, cleanup_val: %s, cleanup_type : %d, ",
6813 cleanup_val ? "set" : "clear",
6814 cleanup_type);
6815 } else {
6816 u8 update_flag, en_dis_int_for_sb, segment;
6817 u8 timer_mask;
6818
6819 update_flag = GET_FIELD(wr_data,
6820 IGU_FIFO_WR_DATA_UPDATE_FLAG);
6821 en_dis_int_for_sb =
6822 GET_FIELD(wr_data,
6823 IGU_FIFO_WR_DATA_EN_DIS_INT_FOR_SB);
6824 segment = GET_FIELD(wr_data,
6825 IGU_FIFO_WR_DATA_SEGMENT);
6826 timer_mask = GET_FIELD(wr_data,
6827 IGU_FIFO_WR_DATA_TIMER_MASK);
6828
6829 sprintf(parsed_wr_data,
6830 "cmd_type: prod/cons update, prod/cons: 0x%x, update_flag: %s, en_dis_int_for_sb : %s, segment : %s, timer_mask = %d, ",
6831 prod_cons,
6832 update_flag ? "update" : "nop",
6833 en_dis_int_for_sb ?
6834 (en_dis_int_for_sb == 1 ? "disable" : "nop") :
6835 "enable",
6836 segment ? "attn" : "regular",
6837 timer_mask);
6838 }
6839 }
6840out:
6841 /* Add parsed element to parsed buffer */
6842 *results_offset += sprintf(qed_get_buf_ptr(results_buf,
6843 *results_offset),
6844 "raw: 0x%01x%08x%08x, %s: %d, source : %s, type : %s, cmd_addr : 0x%x(%s%s), %serror: %s\n",
6845 element->dword2, element->dword1,
6846 element->dword0,
6847 is_pf ? "pf" : "vf",
6848 GET_FIELD(element->dword0,
6849 IGU_FIFO_ELEMENT_DWORD0_FID),
6850 s_igu_fifo_source_strs[source],
6851 is_wr_cmd ? "wr" : "rd",
6852 cmd_addr,
6853 (!is_pf && found_addr->vf_desc)
6854 ? found_addr->vf_desc
6855 : found_addr->desc,
6856 parsed_addr_data,
6857 parsed_wr_data,
6858 s_igu_fifo_error_strs[err_type]);
6859
6860 return DBG_STATUS_OK;
6861}
6862
6863/* Parses an IGU FIFO dump buffer.
6864 * If result_buf is not NULL, the IGU FIFO results are printed to it.
6865 * In any case, the required results buffer size is assigned to
6866 * parsed_results_bytes.
6867 * The parsing status is returned.
6868 */
6869static enum dbg_status qed_parse_igu_fifo_dump(u32 *dump_buf,
6870 char *results_buf,
6871 u32 *parsed_results_bytes)
6872{
6873 const char *section_name, *param_name, *param_str_val;
6874 u32 param_num_val, num_section_params, num_elements;
6875 struct igu_fifo_element *elements;
6876 enum dbg_status status;
6877 u32 results_offset = 0;
6878 u8 i;
6879
6880 /* Read global_params section */
6881 dump_buf += qed_read_section_hdr(dump_buf,
6882 §ion_name, &num_section_params);
6883 if (strcmp(section_name, "global_params"))
6884 return DBG_STATUS_IGU_FIFO_BAD_DATA;
6885
6886 /* Print global params */
6887 dump_buf += qed_print_section_params(dump_buf,
6888 num_section_params,
6889 results_buf, &results_offset);
6890
6891 /* Read igu_fifo_data section */
6892 dump_buf += qed_read_section_hdr(dump_buf,
6893 §ion_name, &num_section_params);
6894 if (strcmp(section_name, "igu_fifo_data"))
6895 return DBG_STATUS_IGU_FIFO_BAD_DATA;
6896 dump_buf += qed_read_param(dump_buf,
6897 ¶m_name, ¶m_str_val, ¶m_num_val);
6898 if (strcmp(param_name, "size"))
6899 return DBG_STATUS_IGU_FIFO_BAD_DATA;
6900 if (param_num_val % IGU_FIFO_ELEMENT_DWORDS)
6901 return DBG_STATUS_IGU_FIFO_BAD_DATA;
6902 num_elements = param_num_val / IGU_FIFO_ELEMENT_DWORDS;
6903 elements = (struct igu_fifo_element *)dump_buf;
6904
6905 /* Decode elements */
6906 for (i = 0; i < num_elements; i++) {
6907 status = qed_parse_igu_fifo_element(&elements[i],
6908 results_buf,
6909 &results_offset);
6910 if (status != DBG_STATUS_OK)
6911 return status;
6912 }
6913
6914 results_offset += sprintf(qed_get_buf_ptr(results_buf,
6915 results_offset),
6916 "fifo contained %d elements", num_elements);
6917
6918 /* Add 1 for string NULL termination */
6919 *parsed_results_bytes = results_offset + 1;
6920
6921 return DBG_STATUS_OK;
6922}
6923
6924static enum dbg_status
6925qed_parse_protection_override_dump(u32 *dump_buf,
6926 char *results_buf,
6927 u32 *parsed_results_bytes)
6928{
6929 const char *section_name, *param_name, *param_str_val;
6930 u32 param_num_val, num_section_params, num_elements;
6931 struct protection_override_element *elements;
6932 u32 results_offset = 0;
6933 u8 i;
6934
6935 /* Read global_params section */
6936 dump_buf += qed_read_section_hdr(dump_buf,
6937 §ion_name, &num_section_params);
6938 if (strcmp(section_name, "global_params"))
6939 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
6940
6941 /* Print global params */
6942 dump_buf += qed_print_section_params(dump_buf,
6943 num_section_params,
6944 results_buf, &results_offset);
6945
6946 /* Read protection_override_data section */
6947 dump_buf += qed_read_section_hdr(dump_buf,
6948 §ion_name, &num_section_params);
6949 if (strcmp(section_name, "protection_override_data"))
6950 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
6951 dump_buf += qed_read_param(dump_buf,
6952 ¶m_name, ¶m_str_val, ¶m_num_val);
6953 if (strcmp(param_name, "size"))
6954 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
6955 if (param_num_val % PROTECTION_OVERRIDE_ELEMENT_DWORDS)
6956 return DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA;
6957 num_elements = param_num_val / PROTECTION_OVERRIDE_ELEMENT_DWORDS;
6958 elements = (struct protection_override_element *)dump_buf;
6959
6960 /* Decode elements */
6961 for (i = 0; i < num_elements; i++) {
6962 u32 address = GET_FIELD(elements[i].data,
6963 PROTECTION_OVERRIDE_ELEMENT_ADDRESS) *
6964 PROTECTION_OVERRIDE_ELEMENT_ADDR_FACTOR;
6965
6966 results_offset +=
6967 sprintf(qed_get_buf_ptr(results_buf,
6968 results_offset),
6969 "window %2d, address: 0x%07x, size: %7d regs, read: %d, write: %d, read protection: %-12s, write protection: %-12s\n",
6970 i, address,
6971 (u32)GET_FIELD(elements[i].data,
6972 PROTECTION_OVERRIDE_ELEMENT_WINDOW_SIZE),
6973 (u32)GET_FIELD(elements[i].data,
6974 PROTECTION_OVERRIDE_ELEMENT_READ),
6975 (u32)GET_FIELD(elements[i].data,
6976 PROTECTION_OVERRIDE_ELEMENT_WRITE),
6977 s_protection_strs[GET_FIELD(elements[i].data,
6978 PROTECTION_OVERRIDE_ELEMENT_READ_PROTECTION)],
6979 s_protection_strs[GET_FIELD(elements[i].data,
6980 PROTECTION_OVERRIDE_ELEMENT_WRITE_PROTECTION)]);
6981 }
6982
6983 results_offset += sprintf(qed_get_buf_ptr(results_buf,
6984 results_offset),
6985 "protection override contained %d elements",
6986 num_elements);
6987
6988 /* Add 1 for string NULL termination */
6989 *parsed_results_bytes = results_offset + 1;
6990
6991 return DBG_STATUS_OK;
6992}
6993
6994/* Parses a FW Asserts dump buffer.
6995 * If result_buf is not NULL, the FW Asserts results are printed to it.
6996 * In any case, the required results buffer size is assigned to
6997 * parsed_results_bytes.
6998 * The parsing status is returned.
6999 */
7000static enum dbg_status qed_parse_fw_asserts_dump(u32 *dump_buf,
7001 char *results_buf,
7002 u32 *parsed_results_bytes)
7003{
7004 u32 num_section_params, param_num_val, i, results_offset = 0;
7005 const char *param_name, *param_str_val, *section_name;
7006 bool last_section_found = false;
7007
7008 *parsed_results_bytes = 0;
7009
7010 /* Read global_params section */
7011 dump_buf += qed_read_section_hdr(dump_buf,
7012 §ion_name, &num_section_params);
7013 if (strcmp(section_name, "global_params"))
7014 return DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7015
7016 /* Print global params */
7017 dump_buf += qed_print_section_params(dump_buf,
7018 num_section_params,
7019 results_buf, &results_offset);
7020
7021 while (!last_section_found) {
7022 dump_buf += qed_read_section_hdr(dump_buf,
7023 §ion_name,
7024 &num_section_params);
7025 if (!strcmp(section_name, "fw_asserts")) {
7026 /* Extract params */
7027 const char *storm_letter = NULL;
7028 u32 storm_dump_size = 0;
7029
7030 for (i = 0; i < num_section_params; i++) {
7031 dump_buf += qed_read_param(dump_buf,
7032 ¶m_name,
7033 ¶m_str_val,
7034 ¶m_num_val);
7035 if (!strcmp(param_name, "storm"))
7036 storm_letter = param_str_val;
7037 else if (!strcmp(param_name, "size"))
7038 storm_dump_size = param_num_val;
7039 else
7040 return
7041 DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7042 }
7043
7044 if (!storm_letter || !storm_dump_size)
7045 return DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7046
7047 /* Print data */
7048 results_offset +=
7049 sprintf(qed_get_buf_ptr(results_buf,
7050 results_offset),
7051 "\n%sSTORM_ASSERT: size=%d\n",
7052 storm_letter, storm_dump_size);
7053 for (i = 0; i < storm_dump_size; i++, dump_buf++)
7054 results_offset +=
7055 sprintf(qed_get_buf_ptr(results_buf,
7056 results_offset),
7057 "%08x\n", *dump_buf);
7058 } else if (!strcmp(section_name, "last")) {
7059 last_section_found = true;
7060 } else {
7061 return DBG_STATUS_FW_ASSERTS_PARSE_FAILED;
7062 }
7063 }
7064
7065 /* Add 1 for string NULL termination */
7066 *parsed_results_bytes = results_offset + 1;
7067
7068 return DBG_STATUS_OK;
7069}
7070
7071/***************************** Public Functions *******************************/
7072
7073enum dbg_status qed_dbg_user_set_bin_ptr(struct qed_hwfn *p_hwfn,
7074 const u8 * const bin_ptr)
7075{
7076 struct bin_buffer_hdr *buf_hdrs = (struct bin_buffer_hdr *)bin_ptr;
7077 u8 buf_id;
7078
7079 /* Convert binary data to debug arrays */
7080 for (buf_id = 0; buf_id < MAX_BIN_DBG_BUFFER_TYPE; buf_id++)
7081 qed_set_dbg_bin_buf(p_hwfn,
7082 (enum bin_dbg_buffer_type)buf_id,
7083 (u32 *)(bin_ptr + buf_hdrs[buf_id].offset),
7084 buf_hdrs[buf_id].length);
7085
7086 return DBG_STATUS_OK;
7087}
7088
7089enum dbg_status qed_dbg_alloc_user_data(struct qed_hwfn *p_hwfn,
7090 void **user_data_ptr)
7091{
7092 *user_data_ptr = kzalloc(sizeof(struct dbg_tools_user_data),
7093 GFP_KERNEL);
7094 if (!(*user_data_ptr))
7095 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
7096
7097 return DBG_STATUS_OK;
7098}
7099
7100const char *qed_dbg_get_status_str(enum dbg_status status)
7101{
7102 return (status <
7103 MAX_DBG_STATUS) ? s_status_str[status] : "Invalid debug status";
7104}
7105
7106enum dbg_status qed_get_idle_chk_results_buf_size(struct qed_hwfn *p_hwfn,
7107 u32 *dump_buf,
7108 u32 num_dumped_dwords,
7109 u32 *results_buf_size)
7110{
7111 u32 num_errors, num_warnings;
7112
7113 return qed_parse_idle_chk_dump(p_hwfn,
7114 dump_buf,
7115 num_dumped_dwords,
7116 NULL,
7117 results_buf_size,
7118 &num_errors, &num_warnings);
7119}
7120
7121enum dbg_status qed_print_idle_chk_results(struct qed_hwfn *p_hwfn,
7122 u32 *dump_buf,
7123 u32 num_dumped_dwords,
7124 char *results_buf,
7125 u32 *num_errors,
7126 u32 *num_warnings)
7127{
7128 u32 parsed_buf_size;
7129
7130 return qed_parse_idle_chk_dump(p_hwfn,
7131 dump_buf,
7132 num_dumped_dwords,
7133 results_buf,
7134 &parsed_buf_size,
7135 num_errors, num_warnings);
7136}
7137
7138void qed_dbg_mcp_trace_set_meta_data(struct qed_hwfn *p_hwfn,
7139 const u32 *meta_buf)
7140{
7141 struct dbg_tools_user_data *dev_user_data =
7142 qed_dbg_get_user_data(p_hwfn);
7143
7144 dev_user_data->mcp_trace_user_meta_buf = meta_buf;
7145}
7146
7147enum dbg_status qed_get_mcp_trace_results_buf_size(struct qed_hwfn *p_hwfn,
7148 u32 *dump_buf,
7149 u32 num_dumped_dwords,
7150 u32 *results_buf_size)
7151{
7152 return qed_parse_mcp_trace_dump(p_hwfn,
7153 dump_buf, NULL, results_buf_size, true);
7154}
7155
7156enum dbg_status qed_print_mcp_trace_results(struct qed_hwfn *p_hwfn,
7157 u32 *dump_buf,
7158 u32 num_dumped_dwords,
7159 char *results_buf)
7160{
7161 u32 parsed_buf_size;
7162
7163 return qed_parse_mcp_trace_dump(p_hwfn,
7164 dump_buf,
7165 results_buf, &parsed_buf_size, true);
7166}
7167
7168enum dbg_status qed_print_mcp_trace_results_cont(struct qed_hwfn *p_hwfn,
7169 u32 *dump_buf,
7170 char *results_buf)
7171{
7172 u32 parsed_buf_size;
7173
7174 return qed_parse_mcp_trace_dump(p_hwfn, dump_buf, results_buf,
7175 &parsed_buf_size, false);
7176}
7177
7178enum dbg_status qed_print_mcp_trace_line(struct qed_hwfn *p_hwfn,
7179 u8 *dump_buf,
7180 u32 num_dumped_bytes,
7181 char *results_buf)
7182{
7183 u32 parsed_results_bytes;
7184
7185 return qed_parse_mcp_trace_buf(p_hwfn,
7186 dump_buf,
7187 num_dumped_bytes,
7188 0,
7189 num_dumped_bytes,
7190 results_buf, &parsed_results_bytes);
7191}
7192
7193/* Frees the specified MCP Trace meta data */
7194void qed_mcp_trace_free_meta_data(struct qed_hwfn *p_hwfn)
7195{
7196 struct dbg_tools_user_data *dev_user_data;
7197 struct mcp_trace_meta *meta;
7198 u32 i;
7199
7200 dev_user_data = qed_dbg_get_user_data(p_hwfn);
7201 meta = &dev_user_data->mcp_trace_meta;
7202 if (!meta->is_allocated)
7203 return;
7204
7205 /* Release modules */
7206 if (meta->modules) {
7207 for (i = 0; i < meta->modules_num; i++)
7208 kfree(meta->modules[i]);
7209 kfree(meta->modules);
7210 }
7211
7212 /* Release formats */
7213 if (meta->formats) {
7214 for (i = 0; i < meta->formats_num; i++)
7215 kfree(meta->formats[i].format_str);
7216 kfree(meta->formats);
7217 }
7218
7219 meta->is_allocated = false;
7220}
7221
7222enum dbg_status qed_get_reg_fifo_results_buf_size(struct qed_hwfn *p_hwfn,
7223 u32 *dump_buf,
7224 u32 num_dumped_dwords,
7225 u32 *results_buf_size)
7226{
7227 return qed_parse_reg_fifo_dump(dump_buf, NULL, results_buf_size);
7228}
7229
7230enum dbg_status qed_print_reg_fifo_results(struct qed_hwfn *p_hwfn,
7231 u32 *dump_buf,
7232 u32 num_dumped_dwords,
7233 char *results_buf)
7234{
7235 u32 parsed_buf_size;
7236
7237 return qed_parse_reg_fifo_dump(dump_buf, results_buf, &parsed_buf_size);
7238}
7239
7240enum dbg_status qed_get_igu_fifo_results_buf_size(struct qed_hwfn *p_hwfn,
7241 u32 *dump_buf,
7242 u32 num_dumped_dwords,
7243 u32 *results_buf_size)
7244{
7245 return qed_parse_igu_fifo_dump(dump_buf, NULL, results_buf_size);
7246}
7247
7248enum dbg_status qed_print_igu_fifo_results(struct qed_hwfn *p_hwfn,
7249 u32 *dump_buf,
7250 u32 num_dumped_dwords,
7251 char *results_buf)
7252{
7253 u32 parsed_buf_size;
7254
7255 return qed_parse_igu_fifo_dump(dump_buf, results_buf, &parsed_buf_size);
7256}
7257
7258enum dbg_status
7259qed_get_protection_override_results_buf_size(struct qed_hwfn *p_hwfn,
7260 u32 *dump_buf,
7261 u32 num_dumped_dwords,
7262 u32 *results_buf_size)
7263{
7264 return qed_parse_protection_override_dump(dump_buf,
7265 NULL, results_buf_size);
7266}
7267
7268enum dbg_status qed_print_protection_override_results(struct qed_hwfn *p_hwfn,
7269 u32 *dump_buf,
7270 u32 num_dumped_dwords,
7271 char *results_buf)
7272{
7273 u32 parsed_buf_size;
7274
7275 return qed_parse_protection_override_dump(dump_buf,
7276 results_buf,
7277 &parsed_buf_size);
7278}
7279
7280enum dbg_status qed_get_fw_asserts_results_buf_size(struct qed_hwfn *p_hwfn,
7281 u32 *dump_buf,
7282 u32 num_dumped_dwords,
7283 u32 *results_buf_size)
7284{
7285 return qed_parse_fw_asserts_dump(dump_buf, NULL, results_buf_size);
7286}
7287
7288enum dbg_status qed_print_fw_asserts_results(struct qed_hwfn *p_hwfn,
7289 u32 *dump_buf,
7290 u32 num_dumped_dwords,
7291 char *results_buf)
7292{
7293 u32 parsed_buf_size;
7294
7295 return qed_parse_fw_asserts_dump(dump_buf,
7296 results_buf, &parsed_buf_size);
7297}
7298
7299enum dbg_status qed_dbg_parse_attn(struct qed_hwfn *p_hwfn,
7300 struct dbg_attn_block_result *results)
7301{
7302 const u32 *block_attn_name_offsets;
7303 const char *attn_name_base;
7304 const char *block_name;
7305 enum dbg_attn_type attn_type;
7306 u8 num_regs, i, j;
7307
7308 num_regs = GET_FIELD(results->data, DBG_ATTN_BLOCK_RESULT_NUM_REGS);
7309 attn_type = GET_FIELD(results->data, DBG_ATTN_BLOCK_RESULT_ATTN_TYPE);
7310 block_name = qed_dbg_get_block_name(p_hwfn, results->block_id);
7311 if (!block_name)
7312 return DBG_STATUS_INVALID_ARGS;
7313
7314 if (!p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_INDEXES].ptr ||
7315 !p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_NAME_OFFSETS].ptr ||
7316 !p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr)
7317 return DBG_STATUS_DBG_ARRAY_NOT_SET;
7318
7319 block_attn_name_offsets =
7320 (u32 *)p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_NAME_OFFSETS].ptr +
7321 results->names_offset;
7322
7323 attn_name_base = p_hwfn->dbg_arrays[BIN_BUF_DBG_PARSING_STRINGS].ptr;
7324
7325 /* Go over registers with a non-zero attention status */
7326 for (i = 0; i < num_regs; i++) {
7327 struct dbg_attn_bit_mapping *bit_mapping;
7328 struct dbg_attn_reg_result *reg_result;
7329 u8 num_reg_attn, bit_idx = 0;
7330
7331 reg_result = &results->reg_results[i];
7332 num_reg_attn = GET_FIELD(reg_result->data,
7333 DBG_ATTN_REG_RESULT_NUM_REG_ATTN);
7334 bit_mapping = (struct dbg_attn_bit_mapping *)
7335 p_hwfn->dbg_arrays[BIN_BUF_DBG_ATTN_INDEXES].ptr +
7336 reg_result->block_attn_offset;
7337
7338 /* Go over attention status bits */
7339 for (j = 0; j < num_reg_attn; j++, bit_idx++) {
7340 u16 attn_idx_val = GET_FIELD(bit_mapping[j].data,
7341 DBG_ATTN_BIT_MAPPING_VAL);
7342 const char *attn_name, *attn_type_str, *masked_str;
7343 u32 attn_name_offset;
7344 u32 sts_addr;
7345
7346 /* Check if bit mask should be advanced (due to unused
7347 * bits).
7348 */
7349 if (GET_FIELD(bit_mapping[j].data,
7350 DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT)) {
7351 bit_idx += (u8)attn_idx_val;
7352 continue;
7353 }
7354
7355 /* Check current bit index */
7356 if (!(reg_result->sts_val & BIT(bit_idx)))
7357 continue;
7358
7359 /* An attention bit with value=1 was found
7360 * Find attention name
7361 */
7362 attn_name_offset =
7363 block_attn_name_offsets[attn_idx_val];
7364 attn_name = attn_name_base + attn_name_offset;
7365 attn_type_str =
7366 (attn_type ==
7367 ATTN_TYPE_INTERRUPT ? "Interrupt" :
7368 "Parity");
7369 masked_str = reg_result->mask_val & BIT(bit_idx) ?
7370 " [masked]" : "";
7371 sts_addr = GET_FIELD(reg_result->data,
7372 DBG_ATTN_REG_RESULT_STS_ADDRESS);
7373 DP_NOTICE(p_hwfn,
7374 "%s (%s) : %s [address 0x%08x, bit %d]%s\n",
7375 block_name, attn_type_str, attn_name,
7376 sts_addr * 4, bit_idx, masked_str);
7377 }
7378 }
7379
7380 return DBG_STATUS_OK;
7381}
7382
7383static DEFINE_MUTEX(qed_dbg_lock);
7384
7385/* Wrapper for unifying the idle_chk and mcp_trace api */
7386static enum dbg_status
7387qed_print_idle_chk_results_wrapper(struct qed_hwfn *p_hwfn,
7388 u32 *dump_buf,
7389 u32 num_dumped_dwords,
7390 char *results_buf)
7391{
7392 u32 num_errors, num_warnnings;
7393
7394 return qed_print_idle_chk_results(p_hwfn, dump_buf, num_dumped_dwords,
7395 results_buf, &num_errors,
7396 &num_warnnings);
7397}
7398
7399/* Feature meta data lookup table */
7400static struct {
7401 char *name;
7402 enum dbg_status (*get_size)(struct qed_hwfn *p_hwfn,
7403 struct qed_ptt *p_ptt, u32 *size);
7404 enum dbg_status (*perform_dump)(struct qed_hwfn *p_hwfn,
7405 struct qed_ptt *p_ptt, u32 *dump_buf,
7406 u32 buf_size, u32 *dumped_dwords);
7407 enum dbg_status (*print_results)(struct qed_hwfn *p_hwfn,
7408 u32 *dump_buf, u32 num_dumped_dwords,
7409 char *results_buf);
7410 enum dbg_status (*results_buf_size)(struct qed_hwfn *p_hwfn,
7411 u32 *dump_buf,
7412 u32 num_dumped_dwords,
7413 u32 *results_buf_size);
7414} qed_features_lookup[] = {
7415 {
7416 "grc", qed_dbg_grc_get_dump_buf_size,
7417 qed_dbg_grc_dump, NULL, NULL}, {
7418 "idle_chk",
7419 qed_dbg_idle_chk_get_dump_buf_size,
7420 qed_dbg_idle_chk_dump,
7421 qed_print_idle_chk_results_wrapper,
7422 qed_get_idle_chk_results_buf_size}, {
7423 "mcp_trace",
7424 qed_dbg_mcp_trace_get_dump_buf_size,
7425 qed_dbg_mcp_trace_dump, qed_print_mcp_trace_results,
7426 qed_get_mcp_trace_results_buf_size}, {
7427 "reg_fifo",
7428 qed_dbg_reg_fifo_get_dump_buf_size,
7429 qed_dbg_reg_fifo_dump, qed_print_reg_fifo_results,
7430 qed_get_reg_fifo_results_buf_size}, {
7431 "igu_fifo",
7432 qed_dbg_igu_fifo_get_dump_buf_size,
7433 qed_dbg_igu_fifo_dump, qed_print_igu_fifo_results,
7434 qed_get_igu_fifo_results_buf_size}, {
7435 "protection_override",
7436 qed_dbg_protection_override_get_dump_buf_size,
7437 qed_dbg_protection_override_dump,
7438 qed_print_protection_override_results,
7439 qed_get_protection_override_results_buf_size}, {
7440 "fw_asserts",
7441 qed_dbg_fw_asserts_get_dump_buf_size,
7442 qed_dbg_fw_asserts_dump,
7443 qed_print_fw_asserts_results,
7444 qed_get_fw_asserts_results_buf_size}, {
7445 "ilt",
7446 qed_dbg_ilt_get_dump_buf_size,
7447 qed_dbg_ilt_dump, NULL, NULL},};
7448
7449static void qed_dbg_print_feature(u8 *p_text_buf, u32 text_size)
7450{
7451 u32 i, precision = 80;
7452
7453 if (!p_text_buf)
7454 return;
7455
7456 pr_notice("\n%.*s", precision, p_text_buf);
7457 for (i = precision; i < text_size; i += precision)
7458 pr_cont("%.*s", precision, p_text_buf + i);
7459 pr_cont("\n");
7460}
7461
7462#define QED_RESULTS_BUF_MIN_SIZE 16
7463/* Generic function for decoding debug feature info */
7464static enum dbg_status format_feature(struct qed_hwfn *p_hwfn,
7465 enum qed_dbg_features feature_idx)
7466{
7467 struct qed_dbg_feature *feature =
7468 &p_hwfn->cdev->dbg_features[feature_idx];
7469 u32 text_size_bytes, null_char_pos, i;
7470 enum dbg_status rc;
7471 char *text_buf;
7472
7473 /* Check if feature supports formatting capability */
7474 if (!qed_features_lookup[feature_idx].results_buf_size)
7475 return DBG_STATUS_OK;
7476
7477 /* Obtain size of formatted output */
7478 rc = qed_features_lookup[feature_idx].
7479 results_buf_size(p_hwfn, (u32 *)feature->dump_buf,
7480 feature->dumped_dwords, &text_size_bytes);
7481 if (rc != DBG_STATUS_OK)
7482 return rc;
7483
7484 /* Make sure that the allocated size is a multiple of dword (4 bytes) */
7485 null_char_pos = text_size_bytes - 1;
7486 text_size_bytes = (text_size_bytes + 3) & ~0x3;
7487
7488 if (text_size_bytes < QED_RESULTS_BUF_MIN_SIZE) {
7489 DP_NOTICE(p_hwfn->cdev,
7490 "formatted size of feature was too small %d. Aborting\n",
7491 text_size_bytes);
7492 return DBG_STATUS_INVALID_ARGS;
7493 }
7494
7495 /* Allocate temp text buf */
7496 text_buf = vzalloc(text_size_bytes);
7497 if (!text_buf)
7498 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
7499
7500 /* Decode feature opcodes to string on temp buf */
7501 rc = qed_features_lookup[feature_idx].
7502 print_results(p_hwfn, (u32 *)feature->dump_buf,
7503 feature->dumped_dwords, text_buf);
7504 if (rc != DBG_STATUS_OK) {
7505 vfree(text_buf);
7506 return rc;
7507 }
7508
7509 /* Replace the original null character with a '\n' character.
7510 * The bytes that were added as a result of the dword alignment are also
7511 * padded with '\n' characters.
7512 */
7513 for (i = null_char_pos; i < text_size_bytes; i++)
7514 text_buf[i] = '\n';
7515
7516 /* Dump printable feature to log */
7517 if (p_hwfn->cdev->print_dbg_data)
7518 qed_dbg_print_feature(text_buf, text_size_bytes);
7519
7520 /* Just return the original binary buffer if requested */
7521 if (p_hwfn->cdev->dbg_bin_dump) {
7522 vfree(text_buf);
7523 return DBG_STATUS_OK;
7524 }
7525
7526 /* Free the old dump_buf and point the dump_buf to the newly allocagted
7527 * and formatted text buffer.
7528 */
7529 vfree(feature->dump_buf);
7530 feature->dump_buf = text_buf;
7531 feature->buf_size = text_size_bytes;
7532 feature->dumped_dwords = text_size_bytes / 4;
7533 return rc;
7534}
7535
7536#define MAX_DBG_FEATURE_SIZE_DWORDS 0x3FFFFFFF
7537
7538/* Generic function for performing the dump of a debug feature. */
7539static enum dbg_status qed_dbg_dump(struct qed_hwfn *p_hwfn,
7540 struct qed_ptt *p_ptt,
7541 enum qed_dbg_features feature_idx)
7542{
7543 struct qed_dbg_feature *feature =
7544 &p_hwfn->cdev->dbg_features[feature_idx];
7545 u32 buf_size_dwords;
7546 enum dbg_status rc;
7547
7548 DP_NOTICE(p_hwfn->cdev, "Collecting a debug feature [\"%s\"]\n",
7549 qed_features_lookup[feature_idx].name);
7550
7551 /* Dump_buf was already allocated need to free (this can happen if dump
7552 * was called but file was never read).
7553 * We can't use the buffer as is since size may have changed.
7554 */
7555 if (feature->dump_buf) {
7556 vfree(feature->dump_buf);
7557 feature->dump_buf = NULL;
7558 }
7559
7560 /* Get buffer size from hsi, allocate accordingly, and perform the
7561 * dump.
7562 */
7563 rc = qed_features_lookup[feature_idx].get_size(p_hwfn, p_ptt,
7564 &buf_size_dwords);
7565 if (rc != DBG_STATUS_OK && rc != DBG_STATUS_NVRAM_GET_IMAGE_FAILED)
7566 return rc;
7567
7568 if (buf_size_dwords > MAX_DBG_FEATURE_SIZE_DWORDS) {
7569 feature->buf_size = 0;
7570 DP_NOTICE(p_hwfn->cdev,
7571 "Debug feature [\"%s\"] size (0x%x dwords) exceeds maximum size (0x%x dwords)\n",
7572 qed_features_lookup[feature_idx].name,
7573 buf_size_dwords, MAX_DBG_FEATURE_SIZE_DWORDS);
7574
7575 return DBG_STATUS_OK;
7576 }
7577
7578 feature->buf_size = buf_size_dwords * sizeof(u32);
7579 feature->dump_buf = vmalloc(feature->buf_size);
7580 if (!feature->dump_buf)
7581 return DBG_STATUS_VIRT_MEM_ALLOC_FAILED;
7582
7583 rc = qed_features_lookup[feature_idx].
7584 perform_dump(p_hwfn, p_ptt, (u32 *)feature->dump_buf,
7585 feature->buf_size / sizeof(u32),
7586 &feature->dumped_dwords);
7587
7588 /* If mcp is stuck we get DBG_STATUS_NVRAM_GET_IMAGE_FAILED error.
7589 * In this case the buffer holds valid binary data, but we wont able
7590 * to parse it (since parsing relies on data in NVRAM which is only
7591 * accessible when MFW is responsive). skip the formatting but return
7592 * success so that binary data is provided.
7593 */
7594 if (rc == DBG_STATUS_NVRAM_GET_IMAGE_FAILED)
7595 return DBG_STATUS_OK;
7596
7597 if (rc != DBG_STATUS_OK)
7598 return rc;
7599
7600 /* Format output */
7601 rc = format_feature(p_hwfn, feature_idx);
7602 return rc;
7603}
7604
7605int qed_dbg_grc(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
7606{
7607 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_GRC, num_dumped_bytes);
7608}
7609
7610int qed_dbg_grc_size(struct qed_dev *cdev)
7611{
7612 return qed_dbg_feature_size(cdev, DBG_FEATURE_GRC);
7613}
7614
7615int qed_dbg_idle_chk(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
7616{
7617 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_IDLE_CHK,
7618 num_dumped_bytes);
7619}
7620
7621int qed_dbg_idle_chk_size(struct qed_dev *cdev)
7622{
7623 return qed_dbg_feature_size(cdev, DBG_FEATURE_IDLE_CHK);
7624}
7625
7626int qed_dbg_reg_fifo(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
7627{
7628 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_REG_FIFO,
7629 num_dumped_bytes);
7630}
7631
7632int qed_dbg_reg_fifo_size(struct qed_dev *cdev)
7633{
7634 return qed_dbg_feature_size(cdev, DBG_FEATURE_REG_FIFO);
7635}
7636
7637int qed_dbg_igu_fifo(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
7638{
7639 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_IGU_FIFO,
7640 num_dumped_bytes);
7641}
7642
7643int qed_dbg_igu_fifo_size(struct qed_dev *cdev)
7644{
7645 return qed_dbg_feature_size(cdev, DBG_FEATURE_IGU_FIFO);
7646}
7647
7648static int qed_dbg_nvm_image_length(struct qed_hwfn *p_hwfn,
7649 enum qed_nvm_images image_id, u32 *length)
7650{
7651 struct qed_nvm_image_att image_att;
7652 int rc;
7653
7654 *length = 0;
7655 rc = qed_mcp_get_nvm_image_att(p_hwfn, image_id, &image_att);
7656 if (rc)
7657 return rc;
7658
7659 *length = image_att.length;
7660
7661 return rc;
7662}
7663
7664static int qed_dbg_nvm_image(struct qed_dev *cdev, void *buffer,
7665 u32 *num_dumped_bytes,
7666 enum qed_nvm_images image_id)
7667{
7668 struct qed_hwfn *p_hwfn =
7669 &cdev->hwfns[cdev->engine_for_debug];
7670 u32 len_rounded;
7671 int rc;
7672
7673 *num_dumped_bytes = 0;
7674 rc = qed_dbg_nvm_image_length(p_hwfn, image_id, &len_rounded);
7675 if (rc)
7676 return rc;
7677
7678 DP_NOTICE(p_hwfn->cdev,
7679 "Collecting a debug feature [\"nvram image %d\"]\n",
7680 image_id);
7681
7682 len_rounded = roundup(len_rounded, sizeof(u32));
7683 rc = qed_mcp_get_nvm_image(p_hwfn, image_id, buffer, len_rounded);
7684 if (rc)
7685 return rc;
7686
7687 /* QED_NVM_IMAGE_NVM_META image is not swapped like other images */
7688 if (image_id != QED_NVM_IMAGE_NVM_META)
7689 cpu_to_be32_array((__force __be32 *)buffer,
7690 (const u32 *)buffer,
7691 len_rounded / sizeof(u32));
7692
7693 *num_dumped_bytes = len_rounded;
7694
7695 return rc;
7696}
7697
7698int qed_dbg_protection_override(struct qed_dev *cdev, void *buffer,
7699 u32 *num_dumped_bytes)
7700{
7701 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_PROTECTION_OVERRIDE,
7702 num_dumped_bytes);
7703}
7704
7705int qed_dbg_protection_override_size(struct qed_dev *cdev)
7706{
7707 return qed_dbg_feature_size(cdev, DBG_FEATURE_PROTECTION_OVERRIDE);
7708}
7709
7710int qed_dbg_fw_asserts(struct qed_dev *cdev, void *buffer,
7711 u32 *num_dumped_bytes)
7712{
7713 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_FW_ASSERTS,
7714 num_dumped_bytes);
7715}
7716
7717int qed_dbg_fw_asserts_size(struct qed_dev *cdev)
7718{
7719 return qed_dbg_feature_size(cdev, DBG_FEATURE_FW_ASSERTS);
7720}
7721
7722int qed_dbg_ilt(struct qed_dev *cdev, void *buffer, u32 *num_dumped_bytes)
7723{
7724 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_ILT, num_dumped_bytes);
7725}
7726
7727int qed_dbg_ilt_size(struct qed_dev *cdev)
7728{
7729 return qed_dbg_feature_size(cdev, DBG_FEATURE_ILT);
7730}
7731
7732int qed_dbg_mcp_trace(struct qed_dev *cdev, void *buffer,
7733 u32 *num_dumped_bytes)
7734{
7735 return qed_dbg_feature(cdev, buffer, DBG_FEATURE_MCP_TRACE,
7736 num_dumped_bytes);
7737}
7738
7739int qed_dbg_mcp_trace_size(struct qed_dev *cdev)
7740{
7741 return qed_dbg_feature_size(cdev, DBG_FEATURE_MCP_TRACE);
7742}
7743
7744/* Defines the amount of bytes allocated for recording the length of debugfs
7745 * feature buffer.
7746 */
7747#define REGDUMP_HEADER_SIZE sizeof(u32)
7748#define REGDUMP_HEADER_SIZE_SHIFT 0
7749#define REGDUMP_HEADER_SIZE_MASK 0xffffff
7750#define REGDUMP_HEADER_FEATURE_SHIFT 24
7751#define REGDUMP_HEADER_FEATURE_MASK 0x1f
7752#define REGDUMP_HEADER_BIN_DUMP_SHIFT 29
7753#define REGDUMP_HEADER_BIN_DUMP_MASK 0x1
7754#define REGDUMP_HEADER_OMIT_ENGINE_SHIFT 30
7755#define REGDUMP_HEADER_OMIT_ENGINE_MASK 0x1
7756#define REGDUMP_HEADER_ENGINE_SHIFT 31
7757#define REGDUMP_HEADER_ENGINE_MASK 0x1
7758#define REGDUMP_MAX_SIZE 0x1000000
7759#define ILT_DUMP_MAX_SIZE (1024 * 1024 * 15)
7760
7761enum debug_print_features {
7762 OLD_MODE = 0,
7763 IDLE_CHK = 1,
7764 GRC_DUMP = 2,
7765 MCP_TRACE = 3,
7766 REG_FIFO = 4,
7767 PROTECTION_OVERRIDE = 5,
7768 IGU_FIFO = 6,
7769 PHY = 7,
7770 FW_ASSERTS = 8,
7771 NVM_CFG1 = 9,
7772 DEFAULT_CFG = 10,
7773 NVM_META = 11,
7774 MDUMP = 12,
7775 ILT_DUMP = 13,
7776};
7777
7778static u32 qed_calc_regdump_header(struct qed_dev *cdev,
7779 enum debug_print_features feature,
7780 int engine, u32 feature_size, u8 omit_engine)
7781{
7782 u32 res = 0;
7783
7784 SET_FIELD(res, REGDUMP_HEADER_SIZE, feature_size);
7785 if (res != feature_size)
7786 DP_NOTICE(cdev,
7787 "Feature %d is too large (size 0x%x) and will corrupt the dump\n",
7788 feature, feature_size);
7789
7790 SET_FIELD(res, REGDUMP_HEADER_FEATURE, feature);
7791 SET_FIELD(res, REGDUMP_HEADER_BIN_DUMP, 1);
7792 SET_FIELD(res, REGDUMP_HEADER_OMIT_ENGINE, omit_engine);
7793 SET_FIELD(res, REGDUMP_HEADER_ENGINE, engine);
7794
7795 return res;
7796}
7797
7798int qed_dbg_all_data(struct qed_dev *cdev, void *buffer)
7799{
7800 u8 cur_engine, omit_engine = 0, org_engine;
7801 struct qed_hwfn *p_hwfn =
7802 &cdev->hwfns[cdev->engine_for_debug];
7803 struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
7804 int grc_params[MAX_DBG_GRC_PARAMS], i;
7805 u32 offset = 0, feature_size;
7806 int rc;
7807
7808 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++)
7809 grc_params[i] = dev_data->grc.param_val[i];
7810
7811 if (!QED_IS_CMT(cdev))
7812 omit_engine = 1;
7813
7814 mutex_lock(&qed_dbg_lock);
7815 cdev->dbg_bin_dump = true;
7816
7817 org_engine = qed_get_debug_engine(cdev);
7818 for (cur_engine = 0; cur_engine < cdev->num_hwfns; cur_engine++) {
7819 /* Collect idle_chks and grcDump for each hw function */
7820 DP_VERBOSE(cdev, QED_MSG_DEBUG,
7821 "obtaining idle_chk and grcdump for current engine\n");
7822 qed_set_debug_engine(cdev, cur_engine);
7823
7824 /* First idle_chk */
7825 rc = qed_dbg_idle_chk(cdev, (u8 *)buffer + offset +
7826 REGDUMP_HEADER_SIZE, &feature_size);
7827 if (!rc) {
7828 *(u32 *)((u8 *)buffer + offset) =
7829 qed_calc_regdump_header(cdev, IDLE_CHK, cur_engine,
7830 feature_size, omit_engine);
7831 offset += (feature_size + REGDUMP_HEADER_SIZE);
7832 } else {
7833 DP_ERR(cdev, "qed_dbg_idle_chk failed. rc = %d\n", rc);
7834 }
7835
7836 /* Second idle_chk */
7837 rc = qed_dbg_idle_chk(cdev, (u8 *)buffer + offset +
7838 REGDUMP_HEADER_SIZE, &feature_size);
7839 if (!rc) {
7840 *(u32 *)((u8 *)buffer + offset) =
7841 qed_calc_regdump_header(cdev, IDLE_CHK, cur_engine,
7842 feature_size, omit_engine);
7843 offset += (feature_size + REGDUMP_HEADER_SIZE);
7844 } else {
7845 DP_ERR(cdev, "qed_dbg_idle_chk failed. rc = %d\n", rc);
7846 }
7847
7848 /* reg_fifo dump */
7849 rc = qed_dbg_reg_fifo(cdev, (u8 *)buffer + offset +
7850 REGDUMP_HEADER_SIZE, &feature_size);
7851 if (!rc) {
7852 *(u32 *)((u8 *)buffer + offset) =
7853 qed_calc_regdump_header(cdev, REG_FIFO, cur_engine,
7854 feature_size, omit_engine);
7855 offset += (feature_size + REGDUMP_HEADER_SIZE);
7856 } else {
7857 DP_ERR(cdev, "qed_dbg_reg_fifo failed. rc = %d\n", rc);
7858 }
7859
7860 /* igu_fifo dump */
7861 rc = qed_dbg_igu_fifo(cdev, (u8 *)buffer + offset +
7862 REGDUMP_HEADER_SIZE, &feature_size);
7863 if (!rc) {
7864 *(u32 *)((u8 *)buffer + offset) =
7865 qed_calc_regdump_header(cdev, IGU_FIFO, cur_engine,
7866 feature_size, omit_engine);
7867 offset += (feature_size + REGDUMP_HEADER_SIZE);
7868 } else {
7869 DP_ERR(cdev, "qed_dbg_igu_fifo failed. rc = %d", rc);
7870 }
7871
7872 /* protection_override dump */
7873 rc = qed_dbg_protection_override(cdev, (u8 *)buffer + offset +
7874 REGDUMP_HEADER_SIZE,
7875 &feature_size);
7876 if (!rc) {
7877 *(u32 *)((u8 *)buffer + offset) =
7878 qed_calc_regdump_header(cdev, PROTECTION_OVERRIDE,
7879 cur_engine,
7880 feature_size, omit_engine);
7881 offset += (feature_size + REGDUMP_HEADER_SIZE);
7882 } else {
7883 DP_ERR(cdev,
7884 "qed_dbg_protection_override failed. rc = %d\n",
7885 rc);
7886 }
7887
7888 /* fw_asserts dump */
7889 rc = qed_dbg_fw_asserts(cdev, (u8 *)buffer + offset +
7890 REGDUMP_HEADER_SIZE, &feature_size);
7891 if (!rc) {
7892 *(u32 *)((u8 *)buffer + offset) =
7893 qed_calc_regdump_header(cdev, FW_ASSERTS,
7894 cur_engine, feature_size,
7895 omit_engine);
7896 offset += (feature_size + REGDUMP_HEADER_SIZE);
7897 } else {
7898 DP_ERR(cdev, "qed_dbg_fw_asserts failed. rc = %d\n",
7899 rc);
7900 }
7901
7902 feature_size = qed_dbg_ilt_size(cdev);
7903 if (!cdev->disable_ilt_dump &&
7904 feature_size < ILT_DUMP_MAX_SIZE) {
7905 rc = qed_dbg_ilt(cdev, (u8 *)buffer + offset +
7906 REGDUMP_HEADER_SIZE, &feature_size);
7907 if (!rc) {
7908 *(u32 *)((u8 *)buffer + offset) =
7909 qed_calc_regdump_header(cdev, ILT_DUMP,
7910 cur_engine,
7911 feature_size,
7912 omit_engine);
7913 offset += feature_size + REGDUMP_HEADER_SIZE;
7914 } else {
7915 DP_ERR(cdev, "qed_dbg_ilt failed. rc = %d\n",
7916 rc);
7917 }
7918 }
7919
7920 /* GRC dump - must be last because when mcp stuck it will
7921 * clutter idle_chk, reg_fifo, ...
7922 */
7923 for (i = 0; i < MAX_DBG_GRC_PARAMS; i++)
7924 dev_data->grc.param_val[i] = grc_params[i];
7925
7926 rc = qed_dbg_grc(cdev, (u8 *)buffer + offset +
7927 REGDUMP_HEADER_SIZE, &feature_size);
7928 if (!rc) {
7929 *(u32 *)((u8 *)buffer + offset) =
7930 qed_calc_regdump_header(cdev, GRC_DUMP,
7931 cur_engine,
7932 feature_size, omit_engine);
7933 offset += (feature_size + REGDUMP_HEADER_SIZE);
7934 } else {
7935 DP_ERR(cdev, "qed_dbg_grc failed. rc = %d", rc);
7936 }
7937 }
7938
7939 qed_set_debug_engine(cdev, org_engine);
7940
7941 /* mcp_trace */
7942 rc = qed_dbg_mcp_trace(cdev, (u8 *)buffer + offset +
7943 REGDUMP_HEADER_SIZE, &feature_size);
7944 if (!rc) {
7945 *(u32 *)((u8 *)buffer + offset) =
7946 qed_calc_regdump_header(cdev, MCP_TRACE, cur_engine,
7947 feature_size, omit_engine);
7948 offset += (feature_size + REGDUMP_HEADER_SIZE);
7949 } else {
7950 DP_ERR(cdev, "qed_dbg_mcp_trace failed. rc = %d\n", rc);
7951 }
7952
7953 /* Re-populate nvm attribute info */
7954 qed_mcp_nvm_info_free(p_hwfn);
7955 qed_mcp_nvm_info_populate(p_hwfn);
7956
7957 /* nvm cfg1 */
7958 rc = qed_dbg_nvm_image(cdev,
7959 (u8 *)buffer + offset +
7960 REGDUMP_HEADER_SIZE, &feature_size,
7961 QED_NVM_IMAGE_NVM_CFG1);
7962 if (!rc) {
7963 *(u32 *)((u8 *)buffer + offset) =
7964 qed_calc_regdump_header(cdev, NVM_CFG1, cur_engine,
7965 feature_size, omit_engine);
7966 offset += (feature_size + REGDUMP_HEADER_SIZE);
7967 } else if (rc != -ENOENT) {
7968 DP_ERR(cdev,
7969 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
7970 QED_NVM_IMAGE_NVM_CFG1, "QED_NVM_IMAGE_NVM_CFG1", rc);
7971 }
7972
7973 /* nvm default */
7974 rc = qed_dbg_nvm_image(cdev,
7975 (u8 *)buffer + offset + REGDUMP_HEADER_SIZE,
7976 &feature_size, QED_NVM_IMAGE_DEFAULT_CFG);
7977 if (!rc) {
7978 *(u32 *)((u8 *)buffer + offset) =
7979 qed_calc_regdump_header(cdev, DEFAULT_CFG, cur_engine,
7980 feature_size, omit_engine);
7981 offset += (feature_size + REGDUMP_HEADER_SIZE);
7982 } else if (rc != -ENOENT) {
7983 DP_ERR(cdev,
7984 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
7985 QED_NVM_IMAGE_DEFAULT_CFG, "QED_NVM_IMAGE_DEFAULT_CFG",
7986 rc);
7987 }
7988
7989 /* nvm meta */
7990 rc = qed_dbg_nvm_image(cdev,
7991 (u8 *)buffer + offset + REGDUMP_HEADER_SIZE,
7992 &feature_size, QED_NVM_IMAGE_NVM_META);
7993 if (!rc) {
7994 *(u32 *)((u8 *)buffer + offset) =
7995 qed_calc_regdump_header(cdev, NVM_META, cur_engine,
7996 feature_size, omit_engine);
7997 offset += (feature_size + REGDUMP_HEADER_SIZE);
7998 } else if (rc != -ENOENT) {
7999 DP_ERR(cdev,
8000 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
8001 QED_NVM_IMAGE_NVM_META, "QED_NVM_IMAGE_NVM_META", rc);
8002 }
8003
8004 /* nvm mdump */
8005 rc = qed_dbg_nvm_image(cdev, (u8 *)buffer + offset +
8006 REGDUMP_HEADER_SIZE, &feature_size,
8007 QED_NVM_IMAGE_MDUMP);
8008 if (!rc) {
8009 *(u32 *)((u8 *)buffer + offset) =
8010 qed_calc_regdump_header(cdev, MDUMP, cur_engine,
8011 feature_size, omit_engine);
8012 offset += (feature_size + REGDUMP_HEADER_SIZE);
8013 } else if (rc != -ENOENT) {
8014 DP_ERR(cdev,
8015 "qed_dbg_nvm_image failed for image %d (%s), rc = %d\n",
8016 QED_NVM_IMAGE_MDUMP, "QED_NVM_IMAGE_MDUMP", rc);
8017 }
8018
8019 cdev->dbg_bin_dump = false;
8020 mutex_unlock(&qed_dbg_lock);
8021
8022 return 0;
8023}
8024
8025int qed_dbg_all_data_size(struct qed_dev *cdev)
8026{
8027 struct qed_hwfn *p_hwfn =
8028 &cdev->hwfns[cdev->engine_for_debug];
8029 u32 regs_len = 0, image_len = 0, ilt_len = 0, total_ilt_len = 0;
8030 u8 cur_engine, org_engine;
8031
8032 cdev->disable_ilt_dump = false;
8033 org_engine = qed_get_debug_engine(cdev);
8034 for (cur_engine = 0; cur_engine < cdev->num_hwfns; cur_engine++) {
8035 /* Engine specific */
8036 DP_VERBOSE(cdev, QED_MSG_DEBUG,
8037 "calculating idle_chk and grcdump register length for current engine\n");
8038 qed_set_debug_engine(cdev, cur_engine);
8039 regs_len += REGDUMP_HEADER_SIZE + qed_dbg_idle_chk_size(cdev) +
8040 REGDUMP_HEADER_SIZE + qed_dbg_idle_chk_size(cdev) +
8041 REGDUMP_HEADER_SIZE + qed_dbg_grc_size(cdev) +
8042 REGDUMP_HEADER_SIZE + qed_dbg_reg_fifo_size(cdev) +
8043 REGDUMP_HEADER_SIZE + qed_dbg_igu_fifo_size(cdev) +
8044 REGDUMP_HEADER_SIZE +
8045 qed_dbg_protection_override_size(cdev) +
8046 REGDUMP_HEADER_SIZE + qed_dbg_fw_asserts_size(cdev);
8047
8048 ilt_len = REGDUMP_HEADER_SIZE + qed_dbg_ilt_size(cdev);
8049 if (ilt_len < ILT_DUMP_MAX_SIZE) {
8050 total_ilt_len += ilt_len;
8051 regs_len += ilt_len;
8052 }
8053 }
8054
8055 qed_set_debug_engine(cdev, org_engine);
8056
8057 /* Engine common */
8058 regs_len += REGDUMP_HEADER_SIZE + qed_dbg_mcp_trace_size(cdev);
8059 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_NVM_CFG1, &image_len);
8060 if (image_len)
8061 regs_len += REGDUMP_HEADER_SIZE + image_len;
8062 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_DEFAULT_CFG, &image_len);
8063 if (image_len)
8064 regs_len += REGDUMP_HEADER_SIZE + image_len;
8065 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_NVM_META, &image_len);
8066 if (image_len)
8067 regs_len += REGDUMP_HEADER_SIZE + image_len;
8068 qed_dbg_nvm_image_length(p_hwfn, QED_NVM_IMAGE_MDUMP, &image_len);
8069 if (image_len)
8070 regs_len += REGDUMP_HEADER_SIZE + image_len;
8071
8072 if (regs_len > REGDUMP_MAX_SIZE) {
8073 DP_VERBOSE(cdev, QED_MSG_DEBUG,
8074 "Dump exceeds max size 0x%x, disable ILT dump\n",
8075 REGDUMP_MAX_SIZE);
8076 cdev->disable_ilt_dump = true;
8077 regs_len -= total_ilt_len;
8078 }
8079
8080 return regs_len;
8081}
8082
8083int qed_dbg_feature(struct qed_dev *cdev, void *buffer,
8084 enum qed_dbg_features feature, u32 *num_dumped_bytes)
8085{
8086 struct qed_hwfn *p_hwfn =
8087 &cdev->hwfns[cdev->engine_for_debug];
8088 struct qed_dbg_feature *qed_feature =
8089 &cdev->dbg_features[feature];
8090 enum dbg_status dbg_rc;
8091 struct qed_ptt *p_ptt;
8092 int rc = 0;
8093
8094 /* Acquire ptt */
8095 p_ptt = qed_ptt_acquire(p_hwfn);
8096 if (!p_ptt)
8097 return -EINVAL;
8098
8099 /* Get dump */
8100 dbg_rc = qed_dbg_dump(p_hwfn, p_ptt, feature);
8101 if (dbg_rc != DBG_STATUS_OK) {
8102 DP_VERBOSE(cdev, QED_MSG_DEBUG, "%s\n",
8103 qed_dbg_get_status_str(dbg_rc));
8104 *num_dumped_bytes = 0;
8105 rc = -EINVAL;
8106 goto out;
8107 }
8108
8109 DP_VERBOSE(cdev, QED_MSG_DEBUG,
8110 "copying debugfs feature to external buffer\n");
8111 memcpy(buffer, qed_feature->dump_buf, qed_feature->buf_size);
8112 *num_dumped_bytes = cdev->dbg_features[feature].dumped_dwords *
8113 4;
8114
8115out:
8116 qed_ptt_release(p_hwfn, p_ptt);
8117 return rc;
8118}
8119
8120int qed_dbg_feature_size(struct qed_dev *cdev, enum qed_dbg_features feature)
8121{
8122 struct qed_hwfn *p_hwfn =
8123 &cdev->hwfns[cdev->engine_for_debug];
8124 struct qed_dbg_feature *qed_feature = &cdev->dbg_features[feature];
8125 struct qed_ptt *p_ptt = qed_ptt_acquire(p_hwfn);
8126 u32 buf_size_dwords;
8127 enum dbg_status rc;
8128
8129 if (!p_ptt)
8130 return -EINVAL;
8131
8132 rc = qed_features_lookup[feature].get_size(p_hwfn, p_ptt,
8133 &buf_size_dwords);
8134 if (rc != DBG_STATUS_OK)
8135 buf_size_dwords = 0;
8136
8137 /* Feature will not be dumped if it exceeds maximum size */
8138 if (buf_size_dwords > MAX_DBG_FEATURE_SIZE_DWORDS)
8139 buf_size_dwords = 0;
8140
8141 qed_ptt_release(p_hwfn, p_ptt);
8142 qed_feature->buf_size = buf_size_dwords * sizeof(u32);
8143 return qed_feature->buf_size;
8144}
8145
8146u8 qed_get_debug_engine(struct qed_dev *cdev)
8147{
8148 return cdev->engine_for_debug;
8149}
8150
8151void qed_set_debug_engine(struct qed_dev *cdev, int engine_number)
8152{
8153 DP_VERBOSE(cdev, QED_MSG_DEBUG, "set debug engine to %d\n",
8154 engine_number);
8155 cdev->engine_for_debug = engine_number;
8156}
8157
8158void qed_dbg_pf_init(struct qed_dev *cdev)
8159{
8160 const u8 *dbg_values = NULL;
8161 int i;
8162
8163 /* Debug values are after init values.
8164 * The offset is the first dword of the file.
8165 */
8166 dbg_values = cdev->firmware->data + *(u32 *)cdev->firmware->data;
8167
8168 for_each_hwfn(cdev, i) {
8169 qed_dbg_set_bin_ptr(&cdev->hwfns[i], dbg_values);
8170 qed_dbg_user_set_bin_ptr(&cdev->hwfns[i], dbg_values);
8171 }
8172
8173 /* Set the hwfn to be 0 as default */
8174 cdev->engine_for_debug = 0;
8175}
8176
8177void qed_dbg_pf_exit(struct qed_dev *cdev)
8178{
8179 struct qed_dbg_feature *feature = NULL;
8180 enum qed_dbg_features feature_idx;
8181
8182 /* debug features' buffers may be allocated if debug feature was used
8183 * but dump wasn't called
8184 */
8185 for (feature_idx = 0; feature_idx < DBG_FEATURE_NUM; feature_idx++) {
8186 feature = &cdev->dbg_features[feature_idx];
8187 if (feature->dump_buf) {
8188 vfree(feature->dump_buf);
8189 feature->dump_buf = NULL;
8190 }
8191 }
8192}