Loading...
1// SPDX-License-Identifier: GPL-2.0
2/* Copyright (c) 2016-2017, National Instruments Corp.
3 *
4 * Author: Moritz Fischer <mdf@kernel.org>
5 */
6
7#include <linux/etherdevice.h>
8#include <linux/module.h>
9#include <linux/netdevice.h>
10#include <linux/of.h>
11#include <linux/of_mdio.h>
12#include <linux/of_net.h>
13#include <linux/platform_device.h>
14#include <linux/skbuff.h>
15#include <linux/phy.h>
16#include <linux/mii.h>
17#include <linux/nvmem-consumer.h>
18#include <linux/ethtool.h>
19#include <linux/iopoll.h>
20
21#define TX_BD_NUM 64
22#define RX_BD_NUM 128
23
24/* Axi DMA Register definitions */
25#define XAXIDMA_TX_CR_OFFSET 0x00 /* Channel control */
26#define XAXIDMA_TX_SR_OFFSET 0x04 /* Status */
27#define XAXIDMA_TX_CDESC_OFFSET 0x08 /* Current descriptor pointer */
28#define XAXIDMA_TX_TDESC_OFFSET 0x10 /* Tail descriptor pointer */
29
30#define XAXIDMA_RX_CR_OFFSET 0x30 /* Channel control */
31#define XAXIDMA_RX_SR_OFFSET 0x34 /* Status */
32#define XAXIDMA_RX_CDESC_OFFSET 0x38 /* Current descriptor pointer */
33#define XAXIDMA_RX_TDESC_OFFSET 0x40 /* Tail descriptor pointer */
34
35#define XAXIDMA_CR_RUNSTOP_MASK 0x1 /* Start/stop DMA channel */
36#define XAXIDMA_CR_RESET_MASK 0x4 /* Reset DMA engine */
37
38#define XAXIDMA_BD_CTRL_LENGTH_MASK 0x007FFFFF /* Requested len */
39#define XAXIDMA_BD_CTRL_TXSOF_MASK 0x08000000 /* First tx packet */
40#define XAXIDMA_BD_CTRL_TXEOF_MASK 0x04000000 /* Last tx packet */
41#define XAXIDMA_BD_CTRL_ALL_MASK 0x0C000000 /* All control bits */
42
43#define XAXIDMA_DELAY_MASK 0xFF000000 /* Delay timeout counter */
44#define XAXIDMA_COALESCE_MASK 0x00FF0000 /* Coalesce counter */
45
46#define XAXIDMA_DELAY_SHIFT 24
47#define XAXIDMA_COALESCE_SHIFT 16
48
49#define XAXIDMA_IRQ_IOC_MASK 0x00001000 /* Completion intr */
50#define XAXIDMA_IRQ_DELAY_MASK 0x00002000 /* Delay interrupt */
51#define XAXIDMA_IRQ_ERROR_MASK 0x00004000 /* Error interrupt */
52#define XAXIDMA_IRQ_ALL_MASK 0x00007000 /* All interrupts */
53
54/* Default TX/RX Threshold and waitbound values for SGDMA mode */
55#define XAXIDMA_DFT_TX_THRESHOLD 24
56#define XAXIDMA_DFT_TX_WAITBOUND 254
57#define XAXIDMA_DFT_RX_THRESHOLD 24
58#define XAXIDMA_DFT_RX_WAITBOUND 254
59
60#define XAXIDMA_BD_STS_ACTUAL_LEN_MASK 0x007FFFFF /* Actual len */
61#define XAXIDMA_BD_STS_COMPLETE_MASK 0x80000000 /* Completed */
62#define XAXIDMA_BD_STS_DEC_ERR_MASK 0x40000000 /* Decode error */
63#define XAXIDMA_BD_STS_SLV_ERR_MASK 0x20000000 /* Slave error */
64#define XAXIDMA_BD_STS_INT_ERR_MASK 0x10000000 /* Internal err */
65#define XAXIDMA_BD_STS_ALL_ERR_MASK 0x70000000 /* All errors */
66#define XAXIDMA_BD_STS_RXSOF_MASK 0x08000000 /* First rx pkt */
67#define XAXIDMA_BD_STS_RXEOF_MASK 0x04000000 /* Last rx pkt */
68#define XAXIDMA_BD_STS_ALL_MASK 0xFC000000 /* All status bits */
69
70#define NIXGE_REG_CTRL_OFFSET 0x4000
71#define NIXGE_REG_INFO 0x00
72#define NIXGE_REG_MAC_CTL 0x04
73#define NIXGE_REG_PHY_CTL 0x08
74#define NIXGE_REG_LED_CTL 0x0c
75#define NIXGE_REG_MDIO_DATA 0x10
76#define NIXGE_REG_MDIO_ADDR 0x14
77#define NIXGE_REG_MDIO_OP 0x18
78#define NIXGE_REG_MDIO_CTRL 0x1c
79
80#define NIXGE_ID_LED_CTL_EN BIT(0)
81#define NIXGE_ID_LED_CTL_VAL BIT(1)
82
83#define NIXGE_MDIO_CLAUSE45 BIT(12)
84#define NIXGE_MDIO_CLAUSE22 0
85#define NIXGE_MDIO_OP(n) (((n) & 0x3) << 10)
86#define NIXGE_MDIO_OP_ADDRESS 0
87#define NIXGE_MDIO_C45_WRITE BIT(0)
88#define NIXGE_MDIO_C45_READ (BIT(1) | BIT(0))
89#define NIXGE_MDIO_C22_WRITE BIT(0)
90#define NIXGE_MDIO_C22_READ BIT(1)
91#define NIXGE_MDIO_ADDR(n) (((n) & 0x1f) << 5)
92#define NIXGE_MDIO_MMD(n) (((n) & 0x1f) << 0)
93
94#define NIXGE_REG_MAC_LSB 0x1000
95#define NIXGE_REG_MAC_MSB 0x1004
96
97/* Packet size info */
98#define NIXGE_HDR_SIZE 14 /* Size of Ethernet header */
99#define NIXGE_TRL_SIZE 4 /* Size of Ethernet trailer (FCS) */
100#define NIXGE_MTU 1500 /* Max MTU of an Ethernet frame */
101#define NIXGE_JUMBO_MTU 9000 /* Max MTU of a jumbo Eth. frame */
102
103#define NIXGE_MAX_FRAME_SIZE (NIXGE_MTU + NIXGE_HDR_SIZE + NIXGE_TRL_SIZE)
104#define NIXGE_MAX_JUMBO_FRAME_SIZE \
105 (NIXGE_JUMBO_MTU + NIXGE_HDR_SIZE + NIXGE_TRL_SIZE)
106
107enum nixge_version {
108 NIXGE_V2,
109 NIXGE_V3,
110 NIXGE_VERSION_COUNT
111};
112
113struct nixge_hw_dma_bd {
114 u32 next_lo;
115 u32 next_hi;
116 u32 phys_lo;
117 u32 phys_hi;
118 u32 reserved3;
119 u32 reserved4;
120 u32 cntrl;
121 u32 status;
122 u32 app0;
123 u32 app1;
124 u32 app2;
125 u32 app3;
126 u32 app4;
127 u32 sw_id_offset_lo;
128 u32 sw_id_offset_hi;
129 u32 reserved6;
130};
131
132#ifdef CONFIG_PHYS_ADDR_T_64BIT
133#define nixge_hw_dma_bd_set_addr(bd, field, addr) \
134 do { \
135 (bd)->field##_lo = lower_32_bits((addr)); \
136 (bd)->field##_hi = upper_32_bits((addr)); \
137 } while (0)
138#else
139#define nixge_hw_dma_bd_set_addr(bd, field, addr) \
140 ((bd)->field##_lo = lower_32_bits((addr)))
141#endif
142
143#define nixge_hw_dma_bd_set_phys(bd, addr) \
144 nixge_hw_dma_bd_set_addr((bd), phys, (addr))
145
146#define nixge_hw_dma_bd_set_next(bd, addr) \
147 nixge_hw_dma_bd_set_addr((bd), next, (addr))
148
149#define nixge_hw_dma_bd_set_offset(bd, addr) \
150 nixge_hw_dma_bd_set_addr((bd), sw_id_offset, (addr))
151
152#ifdef CONFIG_PHYS_ADDR_T_64BIT
153#define nixge_hw_dma_bd_get_addr(bd, field) \
154 (dma_addr_t)((((u64)(bd)->field##_hi) << 32) | ((bd)->field##_lo))
155#else
156#define nixge_hw_dma_bd_get_addr(bd, field) \
157 (dma_addr_t)((bd)->field##_lo)
158#endif
159
160struct nixge_tx_skb {
161 struct sk_buff *skb;
162 dma_addr_t mapping;
163 size_t size;
164 bool mapped_as_page;
165};
166
167struct nixge_priv {
168 struct net_device *ndev;
169 struct napi_struct napi;
170 struct device *dev;
171
172 /* Connection to PHY device */
173 struct device_node *phy_node;
174 phy_interface_t phy_mode;
175
176 int link;
177 unsigned int speed;
178 unsigned int duplex;
179
180 /* MDIO bus data */
181 struct mii_bus *mii_bus; /* MII bus reference */
182
183 /* IO registers, dma functions and IRQs */
184 void __iomem *ctrl_regs;
185 void __iomem *dma_regs;
186
187 struct tasklet_struct dma_err_tasklet;
188
189 int tx_irq;
190 int rx_irq;
191
192 /* Buffer descriptors */
193 struct nixge_hw_dma_bd *tx_bd_v;
194 struct nixge_tx_skb *tx_skb;
195 dma_addr_t tx_bd_p;
196
197 struct nixge_hw_dma_bd *rx_bd_v;
198 dma_addr_t rx_bd_p;
199 u32 tx_bd_ci;
200 u32 tx_bd_tail;
201 u32 rx_bd_ci;
202
203 u32 coalesce_count_rx;
204 u32 coalesce_count_tx;
205};
206
207static void nixge_dma_write_reg(struct nixge_priv *priv, off_t offset, u32 val)
208{
209 writel(val, priv->dma_regs + offset);
210}
211
212static void nixge_dma_write_desc_reg(struct nixge_priv *priv, off_t offset,
213 dma_addr_t addr)
214{
215 writel(lower_32_bits(addr), priv->dma_regs + offset);
216#ifdef CONFIG_PHYS_ADDR_T_64BIT
217 writel(upper_32_bits(addr), priv->dma_regs + offset + 4);
218#endif
219}
220
221static u32 nixge_dma_read_reg(const struct nixge_priv *priv, off_t offset)
222{
223 return readl(priv->dma_regs + offset);
224}
225
226static void nixge_ctrl_write_reg(struct nixge_priv *priv, off_t offset, u32 val)
227{
228 writel(val, priv->ctrl_regs + offset);
229}
230
231static u32 nixge_ctrl_read_reg(struct nixge_priv *priv, off_t offset)
232{
233 return readl(priv->ctrl_regs + offset);
234}
235
236#define nixge_ctrl_poll_timeout(priv, addr, val, cond, sleep_us, timeout_us) \
237 readl_poll_timeout((priv)->ctrl_regs + (addr), (val), (cond), \
238 (sleep_us), (timeout_us))
239
240#define nixge_dma_poll_timeout(priv, addr, val, cond, sleep_us, timeout_us) \
241 readl_poll_timeout((priv)->dma_regs + (addr), (val), (cond), \
242 (sleep_us), (timeout_us))
243
244static void nixge_hw_dma_bd_release(struct net_device *ndev)
245{
246 struct nixge_priv *priv = netdev_priv(ndev);
247 dma_addr_t phys_addr;
248 struct sk_buff *skb;
249 int i;
250
251 if (priv->rx_bd_v) {
252 for (i = 0; i < RX_BD_NUM; i++) {
253 phys_addr = nixge_hw_dma_bd_get_addr(&priv->rx_bd_v[i],
254 phys);
255
256 dma_unmap_single(ndev->dev.parent, phys_addr,
257 NIXGE_MAX_JUMBO_FRAME_SIZE,
258 DMA_FROM_DEVICE);
259
260 skb = (struct sk_buff *)(uintptr_t)
261 nixge_hw_dma_bd_get_addr(&priv->rx_bd_v[i],
262 sw_id_offset);
263 dev_kfree_skb(skb);
264 }
265
266 dma_free_coherent(ndev->dev.parent,
267 sizeof(*priv->rx_bd_v) * RX_BD_NUM,
268 priv->rx_bd_v,
269 priv->rx_bd_p);
270 }
271
272 if (priv->tx_skb)
273 devm_kfree(ndev->dev.parent, priv->tx_skb);
274
275 if (priv->tx_bd_v)
276 dma_free_coherent(ndev->dev.parent,
277 sizeof(*priv->tx_bd_v) * TX_BD_NUM,
278 priv->tx_bd_v,
279 priv->tx_bd_p);
280}
281
282static int nixge_hw_dma_bd_init(struct net_device *ndev)
283{
284 struct nixge_priv *priv = netdev_priv(ndev);
285 struct sk_buff *skb;
286 dma_addr_t phys;
287 u32 cr;
288 int i;
289
290 /* Reset the indexes which are used for accessing the BDs */
291 priv->tx_bd_ci = 0;
292 priv->tx_bd_tail = 0;
293 priv->rx_bd_ci = 0;
294
295 /* Allocate the Tx and Rx buffer descriptors. */
296 priv->tx_bd_v = dma_alloc_coherent(ndev->dev.parent,
297 sizeof(*priv->tx_bd_v) * TX_BD_NUM,
298 &priv->tx_bd_p, GFP_KERNEL);
299 if (!priv->tx_bd_v)
300 goto out;
301
302 priv->tx_skb = devm_kcalloc(ndev->dev.parent,
303 TX_BD_NUM, sizeof(*priv->tx_skb),
304 GFP_KERNEL);
305 if (!priv->tx_skb)
306 goto out;
307
308 priv->rx_bd_v = dma_alloc_coherent(ndev->dev.parent,
309 sizeof(*priv->rx_bd_v) * RX_BD_NUM,
310 &priv->rx_bd_p, GFP_KERNEL);
311 if (!priv->rx_bd_v)
312 goto out;
313
314 for (i = 0; i < TX_BD_NUM; i++) {
315 nixge_hw_dma_bd_set_next(&priv->tx_bd_v[i],
316 priv->tx_bd_p +
317 sizeof(*priv->tx_bd_v) *
318 ((i + 1) % TX_BD_NUM));
319 }
320
321 for (i = 0; i < RX_BD_NUM; i++) {
322 nixge_hw_dma_bd_set_next(&priv->rx_bd_v[i],
323 priv->rx_bd_p
324 + sizeof(*priv->rx_bd_v) *
325 ((i + 1) % RX_BD_NUM));
326
327 skb = __netdev_alloc_skb_ip_align(ndev,
328 NIXGE_MAX_JUMBO_FRAME_SIZE,
329 GFP_KERNEL);
330 if (!skb)
331 goto out;
332
333 nixge_hw_dma_bd_set_offset(&priv->rx_bd_v[i], (uintptr_t)skb);
334 phys = dma_map_single(ndev->dev.parent, skb->data,
335 NIXGE_MAX_JUMBO_FRAME_SIZE,
336 DMA_FROM_DEVICE);
337
338 nixge_hw_dma_bd_set_phys(&priv->rx_bd_v[i], phys);
339
340 priv->rx_bd_v[i].cntrl = NIXGE_MAX_JUMBO_FRAME_SIZE;
341 }
342
343 /* Start updating the Rx channel control register */
344 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
345 /* Update the interrupt coalesce count */
346 cr = ((cr & ~XAXIDMA_COALESCE_MASK) |
347 ((priv->coalesce_count_rx) << XAXIDMA_COALESCE_SHIFT));
348 /* Update the delay timer count */
349 cr = ((cr & ~XAXIDMA_DELAY_MASK) |
350 (XAXIDMA_DFT_RX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
351 /* Enable coalesce, delay timer and error interrupts */
352 cr |= XAXIDMA_IRQ_ALL_MASK;
353 /* Write to the Rx channel control register */
354 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
355
356 /* Start updating the Tx channel control register */
357 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
358 /* Update the interrupt coalesce count */
359 cr = (((cr & ~XAXIDMA_COALESCE_MASK)) |
360 ((priv->coalesce_count_tx) << XAXIDMA_COALESCE_SHIFT));
361 /* Update the delay timer count */
362 cr = (((cr & ~XAXIDMA_DELAY_MASK)) |
363 (XAXIDMA_DFT_TX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
364 /* Enable coalesce, delay timer and error interrupts */
365 cr |= XAXIDMA_IRQ_ALL_MASK;
366 /* Write to the Tx channel control register */
367 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET, cr);
368
369 /* Populate the tail pointer and bring the Rx Axi DMA engine out of
370 * halted state. This will make the Rx side ready for reception.
371 */
372 nixge_dma_write_desc_reg(priv, XAXIDMA_RX_CDESC_OFFSET, priv->rx_bd_p);
373 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
374 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET,
375 cr | XAXIDMA_CR_RUNSTOP_MASK);
376 nixge_dma_write_desc_reg(priv, XAXIDMA_RX_TDESC_OFFSET, priv->rx_bd_p +
377 (sizeof(*priv->rx_bd_v) * (RX_BD_NUM - 1)));
378
379 /* Write to the RS (Run-stop) bit in the Tx channel control register.
380 * Tx channel is now ready to run. But only after we write to the
381 * tail pointer register that the Tx channel will start transmitting.
382 */
383 nixge_dma_write_desc_reg(priv, XAXIDMA_TX_CDESC_OFFSET, priv->tx_bd_p);
384 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
385 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET,
386 cr | XAXIDMA_CR_RUNSTOP_MASK);
387
388 return 0;
389out:
390 nixge_hw_dma_bd_release(ndev);
391 return -ENOMEM;
392}
393
394static void __nixge_device_reset(struct nixge_priv *priv, off_t offset)
395{
396 u32 status;
397 int err;
398
399 /* Reset Axi DMA. This would reset NIXGE Ethernet core as well.
400 * The reset process of Axi DMA takes a while to complete as all
401 * pending commands/transfers will be flushed or completed during
402 * this reset process.
403 */
404 nixge_dma_write_reg(priv, offset, XAXIDMA_CR_RESET_MASK);
405 err = nixge_dma_poll_timeout(priv, offset, status,
406 !(status & XAXIDMA_CR_RESET_MASK), 10,
407 1000);
408 if (err)
409 netdev_err(priv->ndev, "%s: DMA reset timeout!\n", __func__);
410}
411
412static void nixge_device_reset(struct net_device *ndev)
413{
414 struct nixge_priv *priv = netdev_priv(ndev);
415
416 __nixge_device_reset(priv, XAXIDMA_TX_CR_OFFSET);
417 __nixge_device_reset(priv, XAXIDMA_RX_CR_OFFSET);
418
419 if (nixge_hw_dma_bd_init(ndev))
420 netdev_err(ndev, "%s: descriptor allocation failed\n",
421 __func__);
422
423 netif_trans_update(ndev);
424}
425
426static void nixge_handle_link_change(struct net_device *ndev)
427{
428 struct nixge_priv *priv = netdev_priv(ndev);
429 struct phy_device *phydev = ndev->phydev;
430
431 if (phydev->link != priv->link || phydev->speed != priv->speed ||
432 phydev->duplex != priv->duplex) {
433 priv->link = phydev->link;
434 priv->speed = phydev->speed;
435 priv->duplex = phydev->duplex;
436 phy_print_status(phydev);
437 }
438}
439
440static void nixge_tx_skb_unmap(struct nixge_priv *priv,
441 struct nixge_tx_skb *tx_skb)
442{
443 if (tx_skb->mapping) {
444 if (tx_skb->mapped_as_page)
445 dma_unmap_page(priv->ndev->dev.parent, tx_skb->mapping,
446 tx_skb->size, DMA_TO_DEVICE);
447 else
448 dma_unmap_single(priv->ndev->dev.parent,
449 tx_skb->mapping,
450 tx_skb->size, DMA_TO_DEVICE);
451 tx_skb->mapping = 0;
452 }
453
454 if (tx_skb->skb) {
455 dev_kfree_skb_any(tx_skb->skb);
456 tx_skb->skb = NULL;
457 }
458}
459
460static void nixge_start_xmit_done(struct net_device *ndev)
461{
462 struct nixge_priv *priv = netdev_priv(ndev);
463 struct nixge_hw_dma_bd *cur_p;
464 struct nixge_tx_skb *tx_skb;
465 unsigned int status = 0;
466 u32 packets = 0;
467 u32 size = 0;
468
469 cur_p = &priv->tx_bd_v[priv->tx_bd_ci];
470 tx_skb = &priv->tx_skb[priv->tx_bd_ci];
471
472 status = cur_p->status;
473
474 while (status & XAXIDMA_BD_STS_COMPLETE_MASK) {
475 nixge_tx_skb_unmap(priv, tx_skb);
476 cur_p->status = 0;
477
478 size += status & XAXIDMA_BD_STS_ACTUAL_LEN_MASK;
479 packets++;
480
481 ++priv->tx_bd_ci;
482 priv->tx_bd_ci %= TX_BD_NUM;
483 cur_p = &priv->tx_bd_v[priv->tx_bd_ci];
484 tx_skb = &priv->tx_skb[priv->tx_bd_ci];
485 status = cur_p->status;
486 }
487
488 ndev->stats.tx_packets += packets;
489 ndev->stats.tx_bytes += size;
490
491 if (packets)
492 netif_wake_queue(ndev);
493}
494
495static int nixge_check_tx_bd_space(struct nixge_priv *priv,
496 int num_frag)
497{
498 struct nixge_hw_dma_bd *cur_p;
499
500 cur_p = &priv->tx_bd_v[(priv->tx_bd_tail + num_frag) % TX_BD_NUM];
501 if (cur_p->status & XAXIDMA_BD_STS_ALL_MASK)
502 return NETDEV_TX_BUSY;
503 return 0;
504}
505
506static netdev_tx_t nixge_start_xmit(struct sk_buff *skb,
507 struct net_device *ndev)
508{
509 struct nixge_priv *priv = netdev_priv(ndev);
510 struct nixge_hw_dma_bd *cur_p;
511 struct nixge_tx_skb *tx_skb;
512 dma_addr_t tail_p, cur_phys;
513 skb_frag_t *frag;
514 u32 num_frag;
515 u32 ii;
516
517 num_frag = skb_shinfo(skb)->nr_frags;
518 cur_p = &priv->tx_bd_v[priv->tx_bd_tail];
519 tx_skb = &priv->tx_skb[priv->tx_bd_tail];
520
521 if (nixge_check_tx_bd_space(priv, num_frag)) {
522 if (!netif_queue_stopped(ndev))
523 netif_stop_queue(ndev);
524 return NETDEV_TX_OK;
525 }
526
527 cur_phys = dma_map_single(ndev->dev.parent, skb->data,
528 skb_headlen(skb), DMA_TO_DEVICE);
529 if (dma_mapping_error(ndev->dev.parent, cur_phys))
530 goto drop;
531 nixge_hw_dma_bd_set_phys(cur_p, cur_phys);
532
533 cur_p->cntrl = skb_headlen(skb) | XAXIDMA_BD_CTRL_TXSOF_MASK;
534
535 tx_skb->skb = NULL;
536 tx_skb->mapping = cur_phys;
537 tx_skb->size = skb_headlen(skb);
538 tx_skb->mapped_as_page = false;
539
540 for (ii = 0; ii < num_frag; ii++) {
541 ++priv->tx_bd_tail;
542 priv->tx_bd_tail %= TX_BD_NUM;
543 cur_p = &priv->tx_bd_v[priv->tx_bd_tail];
544 tx_skb = &priv->tx_skb[priv->tx_bd_tail];
545 frag = &skb_shinfo(skb)->frags[ii];
546
547 cur_phys = skb_frag_dma_map(ndev->dev.parent, frag, 0,
548 skb_frag_size(frag),
549 DMA_TO_DEVICE);
550 if (dma_mapping_error(ndev->dev.parent, cur_phys))
551 goto frag_err;
552 nixge_hw_dma_bd_set_phys(cur_p, cur_phys);
553
554 cur_p->cntrl = skb_frag_size(frag);
555
556 tx_skb->skb = NULL;
557 tx_skb->mapping = cur_phys;
558 tx_skb->size = skb_frag_size(frag);
559 tx_skb->mapped_as_page = true;
560 }
561
562 /* last buffer of the frame */
563 tx_skb->skb = skb;
564
565 cur_p->cntrl |= XAXIDMA_BD_CTRL_TXEOF_MASK;
566
567 tail_p = priv->tx_bd_p + sizeof(*priv->tx_bd_v) * priv->tx_bd_tail;
568 /* Start the transfer */
569 nixge_dma_write_desc_reg(priv, XAXIDMA_TX_TDESC_OFFSET, tail_p);
570 ++priv->tx_bd_tail;
571 priv->tx_bd_tail %= TX_BD_NUM;
572
573 return NETDEV_TX_OK;
574frag_err:
575 for (; ii > 0; ii--) {
576 if (priv->tx_bd_tail)
577 priv->tx_bd_tail--;
578 else
579 priv->tx_bd_tail = TX_BD_NUM - 1;
580
581 tx_skb = &priv->tx_skb[priv->tx_bd_tail];
582 nixge_tx_skb_unmap(priv, tx_skb);
583
584 cur_p = &priv->tx_bd_v[priv->tx_bd_tail];
585 cur_p->status = 0;
586 }
587 dma_unmap_single(priv->ndev->dev.parent,
588 tx_skb->mapping,
589 tx_skb->size, DMA_TO_DEVICE);
590drop:
591 ndev->stats.tx_dropped++;
592 return NETDEV_TX_OK;
593}
594
595static int nixge_recv(struct net_device *ndev, int budget)
596{
597 struct nixge_priv *priv = netdev_priv(ndev);
598 struct sk_buff *skb, *new_skb;
599 struct nixge_hw_dma_bd *cur_p;
600 dma_addr_t tail_p = 0, cur_phys = 0;
601 u32 packets = 0;
602 u32 length = 0;
603 u32 size = 0;
604
605 cur_p = &priv->rx_bd_v[priv->rx_bd_ci];
606
607 while ((cur_p->status & XAXIDMA_BD_STS_COMPLETE_MASK &&
608 budget > packets)) {
609 tail_p = priv->rx_bd_p + sizeof(*priv->rx_bd_v) *
610 priv->rx_bd_ci;
611
612 skb = (struct sk_buff *)(uintptr_t)
613 nixge_hw_dma_bd_get_addr(cur_p, sw_id_offset);
614
615 length = cur_p->status & XAXIDMA_BD_STS_ACTUAL_LEN_MASK;
616 if (length > NIXGE_MAX_JUMBO_FRAME_SIZE)
617 length = NIXGE_MAX_JUMBO_FRAME_SIZE;
618
619 dma_unmap_single(ndev->dev.parent,
620 nixge_hw_dma_bd_get_addr(cur_p, phys),
621 NIXGE_MAX_JUMBO_FRAME_SIZE,
622 DMA_FROM_DEVICE);
623
624 skb_put(skb, length);
625
626 skb->protocol = eth_type_trans(skb, ndev);
627 skb_checksum_none_assert(skb);
628
629 /* For now mark them as CHECKSUM_NONE since
630 * we don't have offload capabilities
631 */
632 skb->ip_summed = CHECKSUM_NONE;
633
634 napi_gro_receive(&priv->napi, skb);
635
636 size += length;
637 packets++;
638
639 new_skb = netdev_alloc_skb_ip_align(ndev,
640 NIXGE_MAX_JUMBO_FRAME_SIZE);
641 if (!new_skb)
642 return packets;
643
644 cur_phys = dma_map_single(ndev->dev.parent, new_skb->data,
645 NIXGE_MAX_JUMBO_FRAME_SIZE,
646 DMA_FROM_DEVICE);
647 if (dma_mapping_error(ndev->dev.parent, cur_phys)) {
648 /* FIXME: bail out and clean up */
649 netdev_err(ndev, "Failed to map ...\n");
650 }
651 nixge_hw_dma_bd_set_phys(cur_p, cur_phys);
652 cur_p->cntrl = NIXGE_MAX_JUMBO_FRAME_SIZE;
653 cur_p->status = 0;
654 nixge_hw_dma_bd_set_offset(cur_p, (uintptr_t)new_skb);
655
656 ++priv->rx_bd_ci;
657 priv->rx_bd_ci %= RX_BD_NUM;
658 cur_p = &priv->rx_bd_v[priv->rx_bd_ci];
659 }
660
661 ndev->stats.rx_packets += packets;
662 ndev->stats.rx_bytes += size;
663
664 if (tail_p)
665 nixge_dma_write_desc_reg(priv, XAXIDMA_RX_TDESC_OFFSET, tail_p);
666
667 return packets;
668}
669
670static int nixge_poll(struct napi_struct *napi, int budget)
671{
672 struct nixge_priv *priv = container_of(napi, struct nixge_priv, napi);
673 int work_done;
674 u32 status, cr;
675
676 work_done = 0;
677
678 work_done = nixge_recv(priv->ndev, budget);
679 if (work_done < budget) {
680 napi_complete_done(napi, work_done);
681 status = nixge_dma_read_reg(priv, XAXIDMA_RX_SR_OFFSET);
682
683 if (status & (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK)) {
684 /* If there's more, reschedule, but clear */
685 nixge_dma_write_reg(priv, XAXIDMA_RX_SR_OFFSET, status);
686 napi_schedule(napi);
687 } else {
688 /* if not, turn on RX IRQs again ... */
689 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
690 cr |= (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK);
691 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
692 }
693 }
694
695 return work_done;
696}
697
698static irqreturn_t nixge_tx_irq(int irq, void *_ndev)
699{
700 struct nixge_priv *priv = netdev_priv(_ndev);
701 struct net_device *ndev = _ndev;
702 unsigned int status;
703 dma_addr_t phys;
704 u32 cr;
705
706 status = nixge_dma_read_reg(priv, XAXIDMA_TX_SR_OFFSET);
707 if (status & (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK)) {
708 nixge_dma_write_reg(priv, XAXIDMA_TX_SR_OFFSET, status);
709 nixge_start_xmit_done(priv->ndev);
710 goto out;
711 }
712 if (!(status & XAXIDMA_IRQ_ALL_MASK)) {
713 netdev_err(ndev, "No interrupts asserted in Tx path\n");
714 return IRQ_NONE;
715 }
716 if (status & XAXIDMA_IRQ_ERROR_MASK) {
717 phys = nixge_hw_dma_bd_get_addr(&priv->tx_bd_v[priv->tx_bd_ci],
718 phys);
719
720 netdev_err(ndev, "DMA Tx error 0x%x\n", status);
721 netdev_err(ndev, "Current BD is at: 0x%llx\n", (u64)phys);
722
723 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
724 /* Disable coalesce, delay timer and error interrupts */
725 cr &= (~XAXIDMA_IRQ_ALL_MASK);
726 /* Write to the Tx channel control register */
727 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET, cr);
728
729 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
730 /* Disable coalesce, delay timer and error interrupts */
731 cr &= (~XAXIDMA_IRQ_ALL_MASK);
732 /* Write to the Rx channel control register */
733 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
734
735 tasklet_schedule(&priv->dma_err_tasklet);
736 nixge_dma_write_reg(priv, XAXIDMA_TX_SR_OFFSET, status);
737 }
738out:
739 return IRQ_HANDLED;
740}
741
742static irqreturn_t nixge_rx_irq(int irq, void *_ndev)
743{
744 struct nixge_priv *priv = netdev_priv(_ndev);
745 struct net_device *ndev = _ndev;
746 unsigned int status;
747 dma_addr_t phys;
748 u32 cr;
749
750 status = nixge_dma_read_reg(priv, XAXIDMA_RX_SR_OFFSET);
751 if (status & (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK)) {
752 /* Turn of IRQs because NAPI */
753 nixge_dma_write_reg(priv, XAXIDMA_RX_SR_OFFSET, status);
754 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
755 cr &= ~(XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK);
756 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
757
758 napi_schedule(&priv->napi);
759 goto out;
760 }
761 if (!(status & XAXIDMA_IRQ_ALL_MASK)) {
762 netdev_err(ndev, "No interrupts asserted in Rx path\n");
763 return IRQ_NONE;
764 }
765 if (status & XAXIDMA_IRQ_ERROR_MASK) {
766 phys = nixge_hw_dma_bd_get_addr(&priv->rx_bd_v[priv->rx_bd_ci],
767 phys);
768 netdev_err(ndev, "DMA Rx error 0x%x\n", status);
769 netdev_err(ndev, "Current BD is at: 0x%llx\n", (u64)phys);
770
771 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
772 /* Disable coalesce, delay timer and error interrupts */
773 cr &= (~XAXIDMA_IRQ_ALL_MASK);
774 /* Finally write to the Tx channel control register */
775 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET, cr);
776
777 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
778 /* Disable coalesce, delay timer and error interrupts */
779 cr &= (~XAXIDMA_IRQ_ALL_MASK);
780 /* write to the Rx channel control register */
781 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
782
783 tasklet_schedule(&priv->dma_err_tasklet);
784 nixge_dma_write_reg(priv, XAXIDMA_RX_SR_OFFSET, status);
785 }
786out:
787 return IRQ_HANDLED;
788}
789
790static void nixge_dma_err_handler(struct tasklet_struct *t)
791{
792 struct nixge_priv *lp = from_tasklet(lp, t, dma_err_tasklet);
793 struct nixge_hw_dma_bd *cur_p;
794 struct nixge_tx_skb *tx_skb;
795 u32 cr, i;
796
797 __nixge_device_reset(lp, XAXIDMA_TX_CR_OFFSET);
798 __nixge_device_reset(lp, XAXIDMA_RX_CR_OFFSET);
799
800 for (i = 0; i < TX_BD_NUM; i++) {
801 cur_p = &lp->tx_bd_v[i];
802 tx_skb = &lp->tx_skb[i];
803 nixge_tx_skb_unmap(lp, tx_skb);
804
805 nixge_hw_dma_bd_set_phys(cur_p, 0);
806 cur_p->cntrl = 0;
807 cur_p->status = 0;
808 nixge_hw_dma_bd_set_offset(cur_p, 0);
809 }
810
811 for (i = 0; i < RX_BD_NUM; i++) {
812 cur_p = &lp->rx_bd_v[i];
813 cur_p->status = 0;
814 }
815
816 lp->tx_bd_ci = 0;
817 lp->tx_bd_tail = 0;
818 lp->rx_bd_ci = 0;
819
820 /* Start updating the Rx channel control register */
821 cr = nixge_dma_read_reg(lp, XAXIDMA_RX_CR_OFFSET);
822 /* Update the interrupt coalesce count */
823 cr = ((cr & ~XAXIDMA_COALESCE_MASK) |
824 (XAXIDMA_DFT_RX_THRESHOLD << XAXIDMA_COALESCE_SHIFT));
825 /* Update the delay timer count */
826 cr = ((cr & ~XAXIDMA_DELAY_MASK) |
827 (XAXIDMA_DFT_RX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
828 /* Enable coalesce, delay timer and error interrupts */
829 cr |= XAXIDMA_IRQ_ALL_MASK;
830 /* Finally write to the Rx channel control register */
831 nixge_dma_write_reg(lp, XAXIDMA_RX_CR_OFFSET, cr);
832
833 /* Start updating the Tx channel control register */
834 cr = nixge_dma_read_reg(lp, XAXIDMA_TX_CR_OFFSET);
835 /* Update the interrupt coalesce count */
836 cr = (((cr & ~XAXIDMA_COALESCE_MASK)) |
837 (XAXIDMA_DFT_TX_THRESHOLD << XAXIDMA_COALESCE_SHIFT));
838 /* Update the delay timer count */
839 cr = (((cr & ~XAXIDMA_DELAY_MASK)) |
840 (XAXIDMA_DFT_TX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
841 /* Enable coalesce, delay timer and error interrupts */
842 cr |= XAXIDMA_IRQ_ALL_MASK;
843 /* Finally write to the Tx channel control register */
844 nixge_dma_write_reg(lp, XAXIDMA_TX_CR_OFFSET, cr);
845
846 /* Populate the tail pointer and bring the Rx Axi DMA engine out of
847 * halted state. This will make the Rx side ready for reception.
848 */
849 nixge_dma_write_desc_reg(lp, XAXIDMA_RX_CDESC_OFFSET, lp->rx_bd_p);
850 cr = nixge_dma_read_reg(lp, XAXIDMA_RX_CR_OFFSET);
851 nixge_dma_write_reg(lp, XAXIDMA_RX_CR_OFFSET,
852 cr | XAXIDMA_CR_RUNSTOP_MASK);
853 nixge_dma_write_desc_reg(lp, XAXIDMA_RX_TDESC_OFFSET, lp->rx_bd_p +
854 (sizeof(*lp->rx_bd_v) * (RX_BD_NUM - 1)));
855
856 /* Write to the RS (Run-stop) bit in the Tx channel control register.
857 * Tx channel is now ready to run. But only after we write to the
858 * tail pointer register that the Tx channel will start transmitting
859 */
860 nixge_dma_write_desc_reg(lp, XAXIDMA_TX_CDESC_OFFSET, lp->tx_bd_p);
861 cr = nixge_dma_read_reg(lp, XAXIDMA_TX_CR_OFFSET);
862 nixge_dma_write_reg(lp, XAXIDMA_TX_CR_OFFSET,
863 cr | XAXIDMA_CR_RUNSTOP_MASK);
864}
865
866static int nixge_open(struct net_device *ndev)
867{
868 struct nixge_priv *priv = netdev_priv(ndev);
869 struct phy_device *phy;
870 int ret;
871
872 nixge_device_reset(ndev);
873
874 phy = of_phy_connect(ndev, priv->phy_node,
875 &nixge_handle_link_change, 0, priv->phy_mode);
876 if (!phy)
877 return -ENODEV;
878
879 phy_start(phy);
880
881 /* Enable tasklets for Axi DMA error handling */
882 tasklet_setup(&priv->dma_err_tasklet, nixge_dma_err_handler);
883
884 napi_enable(&priv->napi);
885
886 /* Enable interrupts for Axi DMA Tx */
887 ret = request_irq(priv->tx_irq, nixge_tx_irq, 0, ndev->name, ndev);
888 if (ret)
889 goto err_tx_irq;
890 /* Enable interrupts for Axi DMA Rx */
891 ret = request_irq(priv->rx_irq, nixge_rx_irq, 0, ndev->name, ndev);
892 if (ret)
893 goto err_rx_irq;
894
895 netif_start_queue(ndev);
896
897 return 0;
898
899err_rx_irq:
900 free_irq(priv->tx_irq, ndev);
901err_tx_irq:
902 napi_disable(&priv->napi);
903 phy_stop(phy);
904 phy_disconnect(phy);
905 tasklet_kill(&priv->dma_err_tasklet);
906 netdev_err(ndev, "request_irq() failed\n");
907 return ret;
908}
909
910static int nixge_stop(struct net_device *ndev)
911{
912 struct nixge_priv *priv = netdev_priv(ndev);
913 u32 cr;
914
915 netif_stop_queue(ndev);
916 napi_disable(&priv->napi);
917
918 if (ndev->phydev) {
919 phy_stop(ndev->phydev);
920 phy_disconnect(ndev->phydev);
921 }
922
923 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
924 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET,
925 cr & (~XAXIDMA_CR_RUNSTOP_MASK));
926 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
927 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET,
928 cr & (~XAXIDMA_CR_RUNSTOP_MASK));
929
930 tasklet_kill(&priv->dma_err_tasklet);
931
932 free_irq(priv->tx_irq, ndev);
933 free_irq(priv->rx_irq, ndev);
934
935 nixge_hw_dma_bd_release(ndev);
936
937 return 0;
938}
939
940static int nixge_change_mtu(struct net_device *ndev, int new_mtu)
941{
942 if (netif_running(ndev))
943 return -EBUSY;
944
945 if ((new_mtu + NIXGE_HDR_SIZE + NIXGE_TRL_SIZE) >
946 NIXGE_MAX_JUMBO_FRAME_SIZE)
947 return -EINVAL;
948
949 ndev->mtu = new_mtu;
950
951 return 0;
952}
953
954static s32 __nixge_hw_set_mac_address(struct net_device *ndev)
955{
956 struct nixge_priv *priv = netdev_priv(ndev);
957
958 nixge_ctrl_write_reg(priv, NIXGE_REG_MAC_LSB,
959 (ndev->dev_addr[2]) << 24 |
960 (ndev->dev_addr[3] << 16) |
961 (ndev->dev_addr[4] << 8) |
962 (ndev->dev_addr[5] << 0));
963
964 nixge_ctrl_write_reg(priv, NIXGE_REG_MAC_MSB,
965 (ndev->dev_addr[1] | (ndev->dev_addr[0] << 8)));
966
967 return 0;
968}
969
970static int nixge_net_set_mac_address(struct net_device *ndev, void *p)
971{
972 int err;
973
974 err = eth_mac_addr(ndev, p);
975 if (!err)
976 __nixge_hw_set_mac_address(ndev);
977
978 return err;
979}
980
981static const struct net_device_ops nixge_netdev_ops = {
982 .ndo_open = nixge_open,
983 .ndo_stop = nixge_stop,
984 .ndo_start_xmit = nixge_start_xmit,
985 .ndo_change_mtu = nixge_change_mtu,
986 .ndo_set_mac_address = nixge_net_set_mac_address,
987 .ndo_validate_addr = eth_validate_addr,
988};
989
990static void nixge_ethtools_get_drvinfo(struct net_device *ndev,
991 struct ethtool_drvinfo *ed)
992{
993 strscpy(ed->driver, "nixge", sizeof(ed->driver));
994 strscpy(ed->bus_info, "platform", sizeof(ed->bus_info));
995}
996
997static int
998nixge_ethtools_get_coalesce(struct net_device *ndev,
999 struct ethtool_coalesce *ecoalesce,
1000 struct kernel_ethtool_coalesce *kernel_coal,
1001 struct netlink_ext_ack *extack)
1002{
1003 struct nixge_priv *priv = netdev_priv(ndev);
1004 u32 regval = 0;
1005
1006 regval = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
1007 ecoalesce->rx_max_coalesced_frames = (regval & XAXIDMA_COALESCE_MASK)
1008 >> XAXIDMA_COALESCE_SHIFT;
1009 regval = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
1010 ecoalesce->tx_max_coalesced_frames = (regval & XAXIDMA_COALESCE_MASK)
1011 >> XAXIDMA_COALESCE_SHIFT;
1012 return 0;
1013}
1014
1015static int
1016nixge_ethtools_set_coalesce(struct net_device *ndev,
1017 struct ethtool_coalesce *ecoalesce,
1018 struct kernel_ethtool_coalesce *kernel_coal,
1019 struct netlink_ext_ack *extack)
1020{
1021 struct nixge_priv *priv = netdev_priv(ndev);
1022
1023 if (netif_running(ndev)) {
1024 netdev_err(ndev,
1025 "Please stop netif before applying configuration\n");
1026 return -EBUSY;
1027 }
1028
1029 if (ecoalesce->rx_max_coalesced_frames)
1030 priv->coalesce_count_rx = ecoalesce->rx_max_coalesced_frames;
1031 if (ecoalesce->tx_max_coalesced_frames)
1032 priv->coalesce_count_tx = ecoalesce->tx_max_coalesced_frames;
1033
1034 return 0;
1035}
1036
1037static int nixge_ethtools_set_phys_id(struct net_device *ndev,
1038 enum ethtool_phys_id_state state)
1039{
1040 struct nixge_priv *priv = netdev_priv(ndev);
1041 u32 ctrl;
1042
1043 ctrl = nixge_ctrl_read_reg(priv, NIXGE_REG_LED_CTL);
1044 switch (state) {
1045 case ETHTOOL_ID_ACTIVE:
1046 ctrl |= NIXGE_ID_LED_CTL_EN;
1047 /* Enable identification LED override*/
1048 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1049 return 2;
1050
1051 case ETHTOOL_ID_ON:
1052 ctrl |= NIXGE_ID_LED_CTL_VAL;
1053 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1054 break;
1055
1056 case ETHTOOL_ID_OFF:
1057 ctrl &= ~NIXGE_ID_LED_CTL_VAL;
1058 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1059 break;
1060
1061 case ETHTOOL_ID_INACTIVE:
1062 /* Restore LED settings */
1063 ctrl &= ~NIXGE_ID_LED_CTL_EN;
1064 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1065 break;
1066 }
1067
1068 return 0;
1069}
1070
1071static const struct ethtool_ops nixge_ethtool_ops = {
1072 .supported_coalesce_params = ETHTOOL_COALESCE_MAX_FRAMES,
1073 .get_drvinfo = nixge_ethtools_get_drvinfo,
1074 .get_coalesce = nixge_ethtools_get_coalesce,
1075 .set_coalesce = nixge_ethtools_set_coalesce,
1076 .set_phys_id = nixge_ethtools_set_phys_id,
1077 .get_link_ksettings = phy_ethtool_get_link_ksettings,
1078 .set_link_ksettings = phy_ethtool_set_link_ksettings,
1079 .get_link = ethtool_op_get_link,
1080};
1081
1082static int nixge_mdio_read_c22(struct mii_bus *bus, int phy_id, int reg)
1083{
1084 struct nixge_priv *priv = bus->priv;
1085 u32 status, tmp;
1086 int err;
1087 u16 device;
1088
1089 device = reg & 0x1f;
1090
1091 tmp = NIXGE_MDIO_CLAUSE22 | NIXGE_MDIO_OP(NIXGE_MDIO_C22_READ) |
1092 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1093
1094 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1095 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1096
1097 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1098 !status, 10, 1000);
1099 if (err) {
1100 dev_err(priv->dev, "timeout setting read command");
1101 return err;
1102 }
1103
1104 status = nixge_ctrl_read_reg(priv, NIXGE_REG_MDIO_DATA);
1105
1106 return status;
1107}
1108
1109static int nixge_mdio_read_c45(struct mii_bus *bus, int phy_id, int device,
1110 int reg)
1111{
1112 struct nixge_priv *priv = bus->priv;
1113 u32 status, tmp;
1114 int err;
1115
1116 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_ADDR, reg & 0xffff);
1117
1118 tmp = NIXGE_MDIO_CLAUSE45 |
1119 NIXGE_MDIO_OP(NIXGE_MDIO_OP_ADDRESS) |
1120 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1121
1122 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1123 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1124
1125 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1126 !status, 10, 1000);
1127 if (err) {
1128 dev_err(priv->dev, "timeout setting address");
1129 return err;
1130 }
1131
1132 tmp = NIXGE_MDIO_CLAUSE45 | NIXGE_MDIO_OP(NIXGE_MDIO_C45_READ) |
1133 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1134
1135 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1136 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1137
1138 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1139 !status, 10, 1000);
1140 if (err) {
1141 dev_err(priv->dev, "timeout setting read command");
1142 return err;
1143 }
1144
1145 status = nixge_ctrl_read_reg(priv, NIXGE_REG_MDIO_DATA);
1146
1147 return status;
1148}
1149
1150static int nixge_mdio_write_c22(struct mii_bus *bus, int phy_id, int reg,
1151 u16 val)
1152{
1153 struct nixge_priv *priv = bus->priv;
1154 u32 status, tmp;
1155 u16 device;
1156 int err;
1157
1158 device = reg & 0x1f;
1159
1160 tmp = NIXGE_MDIO_CLAUSE22 | NIXGE_MDIO_OP(NIXGE_MDIO_C22_WRITE) |
1161 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1162
1163 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_DATA, val);
1164 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1165 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1166
1167 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1168 !status, 10, 1000);
1169 if (err)
1170 dev_err(priv->dev, "timeout setting write command");
1171
1172 return err;
1173}
1174
1175static int nixge_mdio_write_c45(struct mii_bus *bus, int phy_id,
1176 int device, int reg, u16 val)
1177{
1178 struct nixge_priv *priv = bus->priv;
1179 u32 status, tmp;
1180 int err;
1181
1182 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_ADDR, reg & 0xffff);
1183
1184 tmp = NIXGE_MDIO_CLAUSE45 |
1185 NIXGE_MDIO_OP(NIXGE_MDIO_OP_ADDRESS) |
1186 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1187
1188 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1189 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1190
1191 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1192 !status, 10, 1000);
1193 if (err) {
1194 dev_err(priv->dev, "timeout setting address");
1195 return err;
1196 }
1197
1198 tmp = NIXGE_MDIO_CLAUSE45 | NIXGE_MDIO_OP(NIXGE_MDIO_C45_WRITE) |
1199 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1200
1201 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_DATA, val);
1202 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1203
1204 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1205 !status, 10, 1000);
1206 if (err)
1207 dev_err(priv->dev, "timeout setting write command");
1208
1209 return err;
1210}
1211
1212static int nixge_mdio_setup(struct nixge_priv *priv, struct device_node *np)
1213{
1214 struct mii_bus *bus;
1215
1216 bus = devm_mdiobus_alloc(priv->dev);
1217 if (!bus)
1218 return -ENOMEM;
1219
1220 snprintf(bus->id, MII_BUS_ID_SIZE, "%s-mii", dev_name(priv->dev));
1221 bus->priv = priv;
1222 bus->name = "nixge_mii_bus";
1223 bus->read = nixge_mdio_read_c22;
1224 bus->write = nixge_mdio_write_c22;
1225 bus->read_c45 = nixge_mdio_read_c45;
1226 bus->write_c45 = nixge_mdio_write_c45;
1227 bus->parent = priv->dev;
1228
1229 priv->mii_bus = bus;
1230
1231 return of_mdiobus_register(bus, np);
1232}
1233
1234static void *nixge_get_nvmem_address(struct device *dev)
1235{
1236 struct nvmem_cell *cell;
1237 size_t cell_size;
1238 char *mac;
1239
1240 cell = nvmem_cell_get(dev, "address");
1241 if (IS_ERR(cell))
1242 return cell;
1243
1244 mac = nvmem_cell_read(cell, &cell_size);
1245 nvmem_cell_put(cell);
1246
1247 return mac;
1248}
1249
1250/* Match table for of_platform binding */
1251static const struct of_device_id nixge_dt_ids[] = {
1252 { .compatible = "ni,xge-enet-2.00", .data = (void *)NIXGE_V2 },
1253 { .compatible = "ni,xge-enet-3.00", .data = (void *)NIXGE_V3 },
1254 {},
1255};
1256MODULE_DEVICE_TABLE(of, nixge_dt_ids);
1257
1258static int nixge_of_get_resources(struct platform_device *pdev)
1259{
1260 const struct of_device_id *of_id;
1261 enum nixge_version version;
1262 struct net_device *ndev;
1263 struct nixge_priv *priv;
1264
1265 ndev = platform_get_drvdata(pdev);
1266 priv = netdev_priv(ndev);
1267 of_id = of_match_node(nixge_dt_ids, pdev->dev.of_node);
1268 if (!of_id)
1269 return -ENODEV;
1270
1271 version = (enum nixge_version)of_id->data;
1272 if (version <= NIXGE_V2)
1273 priv->dma_regs = devm_platform_get_and_ioremap_resource(pdev, 0, NULL);
1274 else
1275 priv->dma_regs = devm_platform_ioremap_resource_byname(pdev, "dma");
1276 if (IS_ERR(priv->dma_regs)) {
1277 netdev_err(ndev, "failed to map dma regs\n");
1278 return PTR_ERR(priv->dma_regs);
1279 }
1280 if (version <= NIXGE_V2)
1281 priv->ctrl_regs = priv->dma_regs + NIXGE_REG_CTRL_OFFSET;
1282 else
1283 priv->ctrl_regs = devm_platform_ioremap_resource_byname(pdev, "ctrl");
1284 if (IS_ERR(priv->ctrl_regs)) {
1285 netdev_err(ndev, "failed to map ctrl regs\n");
1286 return PTR_ERR(priv->ctrl_regs);
1287 }
1288 return 0;
1289}
1290
1291static int nixge_probe(struct platform_device *pdev)
1292{
1293 struct device_node *mn, *phy_node;
1294 struct nixge_priv *priv;
1295 struct net_device *ndev;
1296 const u8 *mac_addr;
1297 int err;
1298
1299 ndev = alloc_etherdev(sizeof(*priv));
1300 if (!ndev)
1301 return -ENOMEM;
1302
1303 platform_set_drvdata(pdev, ndev);
1304 SET_NETDEV_DEV(ndev, &pdev->dev);
1305
1306 ndev->features = NETIF_F_SG;
1307 ndev->netdev_ops = &nixge_netdev_ops;
1308 ndev->ethtool_ops = &nixge_ethtool_ops;
1309
1310 /* MTU range: 64 - 9000 */
1311 ndev->min_mtu = 64;
1312 ndev->max_mtu = NIXGE_JUMBO_MTU;
1313
1314 mac_addr = nixge_get_nvmem_address(&pdev->dev);
1315 if (!IS_ERR(mac_addr) && is_valid_ether_addr(mac_addr)) {
1316 eth_hw_addr_set(ndev, mac_addr);
1317 kfree(mac_addr);
1318 } else {
1319 eth_hw_addr_random(ndev);
1320 }
1321
1322 priv = netdev_priv(ndev);
1323 priv->ndev = ndev;
1324 priv->dev = &pdev->dev;
1325
1326 netif_napi_add(ndev, &priv->napi, nixge_poll);
1327 err = nixge_of_get_resources(pdev);
1328 if (err)
1329 goto free_netdev;
1330 __nixge_hw_set_mac_address(ndev);
1331
1332 priv->tx_irq = platform_get_irq_byname(pdev, "tx");
1333 if (priv->tx_irq < 0) {
1334 netdev_err(ndev, "could not find 'tx' irq");
1335 err = priv->tx_irq;
1336 goto free_netdev;
1337 }
1338
1339 priv->rx_irq = platform_get_irq_byname(pdev, "rx");
1340 if (priv->rx_irq < 0) {
1341 netdev_err(ndev, "could not find 'rx' irq");
1342 err = priv->rx_irq;
1343 goto free_netdev;
1344 }
1345
1346 priv->coalesce_count_rx = XAXIDMA_DFT_RX_THRESHOLD;
1347 priv->coalesce_count_tx = XAXIDMA_DFT_TX_THRESHOLD;
1348
1349 mn = of_get_child_by_name(pdev->dev.of_node, "mdio");
1350 if (mn) {
1351 err = nixge_mdio_setup(priv, mn);
1352 of_node_put(mn);
1353 if (err) {
1354 netdev_err(ndev, "error registering mdio bus");
1355 goto free_netdev;
1356 }
1357 }
1358
1359 err = of_get_phy_mode(pdev->dev.of_node, &priv->phy_mode);
1360 if (err) {
1361 netdev_err(ndev, "not find \"phy-mode\" property\n");
1362 goto unregister_mdio;
1363 }
1364
1365 phy_node = of_parse_phandle(pdev->dev.of_node, "phy-handle", 0);
1366 if (!phy_node && of_phy_is_fixed_link(pdev->dev.of_node)) {
1367 err = of_phy_register_fixed_link(pdev->dev.of_node);
1368 if (err < 0) {
1369 netdev_err(ndev, "broken fixed-link specification\n");
1370 goto unregister_mdio;
1371 }
1372 phy_node = of_node_get(pdev->dev.of_node);
1373 }
1374 priv->phy_node = phy_node;
1375
1376 err = register_netdev(priv->ndev);
1377 if (err) {
1378 netdev_err(ndev, "register_netdev() error (%i)\n", err);
1379 goto free_phy;
1380 }
1381
1382 return 0;
1383
1384free_phy:
1385 if (of_phy_is_fixed_link(pdev->dev.of_node))
1386 of_phy_deregister_fixed_link(pdev->dev.of_node);
1387 of_node_put(phy_node);
1388
1389unregister_mdio:
1390 if (priv->mii_bus)
1391 mdiobus_unregister(priv->mii_bus);
1392
1393free_netdev:
1394 free_netdev(ndev);
1395
1396 return err;
1397}
1398
1399static void nixge_remove(struct platform_device *pdev)
1400{
1401 struct net_device *ndev = platform_get_drvdata(pdev);
1402 struct nixge_priv *priv = netdev_priv(ndev);
1403
1404 unregister_netdev(ndev);
1405
1406 if (of_phy_is_fixed_link(pdev->dev.of_node))
1407 of_phy_deregister_fixed_link(pdev->dev.of_node);
1408 of_node_put(priv->phy_node);
1409
1410 if (priv->mii_bus)
1411 mdiobus_unregister(priv->mii_bus);
1412
1413 free_netdev(ndev);
1414}
1415
1416static struct platform_driver nixge_driver = {
1417 .probe = nixge_probe,
1418 .remove_new = nixge_remove,
1419 .driver = {
1420 .name = "nixge",
1421 .of_match_table = nixge_dt_ids,
1422 },
1423};
1424module_platform_driver(nixge_driver);
1425
1426MODULE_LICENSE("GPL v2");
1427MODULE_DESCRIPTION("National Instruments XGE Management MAC");
1428MODULE_AUTHOR("Moritz Fischer <mdf@kernel.org>");
1// SPDX-License-Identifier: GPL-2.0
2/* Copyright (c) 2016-2017, National Instruments Corp.
3 *
4 * Author: Moritz Fischer <mdf@kernel.org>
5 */
6
7#include <linux/etherdevice.h>
8#include <linux/module.h>
9#include <linux/netdevice.h>
10#include <linux/of_address.h>
11#include <linux/of_mdio.h>
12#include <linux/of_net.h>
13#include <linux/of_platform.h>
14#include <linux/of_irq.h>
15#include <linux/skbuff.h>
16#include <linux/phy.h>
17#include <linux/mii.h>
18#include <linux/nvmem-consumer.h>
19#include <linux/ethtool.h>
20#include <linux/iopoll.h>
21
22#define TX_BD_NUM 64
23#define RX_BD_NUM 128
24
25/* Axi DMA Register definitions */
26#define XAXIDMA_TX_CR_OFFSET 0x00 /* Channel control */
27#define XAXIDMA_TX_SR_OFFSET 0x04 /* Status */
28#define XAXIDMA_TX_CDESC_OFFSET 0x08 /* Current descriptor pointer */
29#define XAXIDMA_TX_TDESC_OFFSET 0x10 /* Tail descriptor pointer */
30
31#define XAXIDMA_RX_CR_OFFSET 0x30 /* Channel control */
32#define XAXIDMA_RX_SR_OFFSET 0x34 /* Status */
33#define XAXIDMA_RX_CDESC_OFFSET 0x38 /* Current descriptor pointer */
34#define XAXIDMA_RX_TDESC_OFFSET 0x40 /* Tail descriptor pointer */
35
36#define XAXIDMA_CR_RUNSTOP_MASK 0x1 /* Start/stop DMA channel */
37#define XAXIDMA_CR_RESET_MASK 0x4 /* Reset DMA engine */
38
39#define XAXIDMA_BD_CTRL_LENGTH_MASK 0x007FFFFF /* Requested len */
40#define XAXIDMA_BD_CTRL_TXSOF_MASK 0x08000000 /* First tx packet */
41#define XAXIDMA_BD_CTRL_TXEOF_MASK 0x04000000 /* Last tx packet */
42#define XAXIDMA_BD_CTRL_ALL_MASK 0x0C000000 /* All control bits */
43
44#define XAXIDMA_DELAY_MASK 0xFF000000 /* Delay timeout counter */
45#define XAXIDMA_COALESCE_MASK 0x00FF0000 /* Coalesce counter */
46
47#define XAXIDMA_DELAY_SHIFT 24
48#define XAXIDMA_COALESCE_SHIFT 16
49
50#define XAXIDMA_IRQ_IOC_MASK 0x00001000 /* Completion intr */
51#define XAXIDMA_IRQ_DELAY_MASK 0x00002000 /* Delay interrupt */
52#define XAXIDMA_IRQ_ERROR_MASK 0x00004000 /* Error interrupt */
53#define XAXIDMA_IRQ_ALL_MASK 0x00007000 /* All interrupts */
54
55/* Default TX/RX Threshold and waitbound values for SGDMA mode */
56#define XAXIDMA_DFT_TX_THRESHOLD 24
57#define XAXIDMA_DFT_TX_WAITBOUND 254
58#define XAXIDMA_DFT_RX_THRESHOLD 24
59#define XAXIDMA_DFT_RX_WAITBOUND 254
60
61#define XAXIDMA_BD_STS_ACTUAL_LEN_MASK 0x007FFFFF /* Actual len */
62#define XAXIDMA_BD_STS_COMPLETE_MASK 0x80000000 /* Completed */
63#define XAXIDMA_BD_STS_DEC_ERR_MASK 0x40000000 /* Decode error */
64#define XAXIDMA_BD_STS_SLV_ERR_MASK 0x20000000 /* Slave error */
65#define XAXIDMA_BD_STS_INT_ERR_MASK 0x10000000 /* Internal err */
66#define XAXIDMA_BD_STS_ALL_ERR_MASK 0x70000000 /* All errors */
67#define XAXIDMA_BD_STS_RXSOF_MASK 0x08000000 /* First rx pkt */
68#define XAXIDMA_BD_STS_RXEOF_MASK 0x04000000 /* Last rx pkt */
69#define XAXIDMA_BD_STS_ALL_MASK 0xFC000000 /* All status bits */
70
71#define NIXGE_REG_CTRL_OFFSET 0x4000
72#define NIXGE_REG_INFO 0x00
73#define NIXGE_REG_MAC_CTL 0x04
74#define NIXGE_REG_PHY_CTL 0x08
75#define NIXGE_REG_LED_CTL 0x0c
76#define NIXGE_REG_MDIO_DATA 0x10
77#define NIXGE_REG_MDIO_ADDR 0x14
78#define NIXGE_REG_MDIO_OP 0x18
79#define NIXGE_REG_MDIO_CTRL 0x1c
80
81#define NIXGE_ID_LED_CTL_EN BIT(0)
82#define NIXGE_ID_LED_CTL_VAL BIT(1)
83
84#define NIXGE_MDIO_CLAUSE45 BIT(12)
85#define NIXGE_MDIO_CLAUSE22 0
86#define NIXGE_MDIO_OP(n) (((n) & 0x3) << 10)
87#define NIXGE_MDIO_OP_ADDRESS 0
88#define NIXGE_MDIO_C45_WRITE BIT(0)
89#define NIXGE_MDIO_C45_READ (BIT(1) | BIT(0))
90#define NIXGE_MDIO_C22_WRITE BIT(0)
91#define NIXGE_MDIO_C22_READ BIT(1)
92#define NIXGE_MDIO_ADDR(n) (((n) & 0x1f) << 5)
93#define NIXGE_MDIO_MMD(n) (((n) & 0x1f) << 0)
94
95#define NIXGE_REG_MAC_LSB 0x1000
96#define NIXGE_REG_MAC_MSB 0x1004
97
98/* Packet size info */
99#define NIXGE_HDR_SIZE 14 /* Size of Ethernet header */
100#define NIXGE_TRL_SIZE 4 /* Size of Ethernet trailer (FCS) */
101#define NIXGE_MTU 1500 /* Max MTU of an Ethernet frame */
102#define NIXGE_JUMBO_MTU 9000 /* Max MTU of a jumbo Eth. frame */
103
104#define NIXGE_MAX_FRAME_SIZE (NIXGE_MTU + NIXGE_HDR_SIZE + NIXGE_TRL_SIZE)
105#define NIXGE_MAX_JUMBO_FRAME_SIZE \
106 (NIXGE_JUMBO_MTU + NIXGE_HDR_SIZE + NIXGE_TRL_SIZE)
107
108enum nixge_version {
109 NIXGE_V2,
110 NIXGE_V3,
111 NIXGE_VERSION_COUNT
112};
113
114struct nixge_hw_dma_bd {
115 u32 next_lo;
116 u32 next_hi;
117 u32 phys_lo;
118 u32 phys_hi;
119 u32 reserved3;
120 u32 reserved4;
121 u32 cntrl;
122 u32 status;
123 u32 app0;
124 u32 app1;
125 u32 app2;
126 u32 app3;
127 u32 app4;
128 u32 sw_id_offset_lo;
129 u32 sw_id_offset_hi;
130 u32 reserved6;
131};
132
133#ifdef CONFIG_PHYS_ADDR_T_64BIT
134#define nixge_hw_dma_bd_set_addr(bd, field, addr) \
135 do { \
136 (bd)->field##_lo = lower_32_bits((addr)); \
137 (bd)->field##_hi = upper_32_bits((addr)); \
138 } while (0)
139#else
140#define nixge_hw_dma_bd_set_addr(bd, field, addr) \
141 ((bd)->field##_lo = lower_32_bits((addr)))
142#endif
143
144#define nixge_hw_dma_bd_set_phys(bd, addr) \
145 nixge_hw_dma_bd_set_addr((bd), phys, (addr))
146
147#define nixge_hw_dma_bd_set_next(bd, addr) \
148 nixge_hw_dma_bd_set_addr((bd), next, (addr))
149
150#define nixge_hw_dma_bd_set_offset(bd, addr) \
151 nixge_hw_dma_bd_set_addr((bd), sw_id_offset, (addr))
152
153#ifdef CONFIG_PHYS_ADDR_T_64BIT
154#define nixge_hw_dma_bd_get_addr(bd, field) \
155 (dma_addr_t)((((u64)(bd)->field##_hi) << 32) | ((bd)->field##_lo))
156#else
157#define nixge_hw_dma_bd_get_addr(bd, field) \
158 (dma_addr_t)((bd)->field##_lo)
159#endif
160
161struct nixge_tx_skb {
162 struct sk_buff *skb;
163 dma_addr_t mapping;
164 size_t size;
165 bool mapped_as_page;
166};
167
168struct nixge_priv {
169 struct net_device *ndev;
170 struct napi_struct napi;
171 struct device *dev;
172
173 /* Connection to PHY device */
174 struct device_node *phy_node;
175 phy_interface_t phy_mode;
176
177 int link;
178 unsigned int speed;
179 unsigned int duplex;
180
181 /* MDIO bus data */
182 struct mii_bus *mii_bus; /* MII bus reference */
183
184 /* IO registers, dma functions and IRQs */
185 void __iomem *ctrl_regs;
186 void __iomem *dma_regs;
187
188 struct tasklet_struct dma_err_tasklet;
189
190 int tx_irq;
191 int rx_irq;
192
193 /* Buffer descriptors */
194 struct nixge_hw_dma_bd *tx_bd_v;
195 struct nixge_tx_skb *tx_skb;
196 dma_addr_t tx_bd_p;
197
198 struct nixge_hw_dma_bd *rx_bd_v;
199 dma_addr_t rx_bd_p;
200 u32 tx_bd_ci;
201 u32 tx_bd_tail;
202 u32 rx_bd_ci;
203
204 u32 coalesce_count_rx;
205 u32 coalesce_count_tx;
206};
207
208static void nixge_dma_write_reg(struct nixge_priv *priv, off_t offset, u32 val)
209{
210 writel(val, priv->dma_regs + offset);
211}
212
213static void nixge_dma_write_desc_reg(struct nixge_priv *priv, off_t offset,
214 dma_addr_t addr)
215{
216 writel(lower_32_bits(addr), priv->dma_regs + offset);
217#ifdef CONFIG_PHYS_ADDR_T_64BIT
218 writel(upper_32_bits(addr), priv->dma_regs + offset + 4);
219#endif
220}
221
222static u32 nixge_dma_read_reg(const struct nixge_priv *priv, off_t offset)
223{
224 return readl(priv->dma_regs + offset);
225}
226
227static void nixge_ctrl_write_reg(struct nixge_priv *priv, off_t offset, u32 val)
228{
229 writel(val, priv->ctrl_regs + offset);
230}
231
232static u32 nixge_ctrl_read_reg(struct nixge_priv *priv, off_t offset)
233{
234 return readl(priv->ctrl_regs + offset);
235}
236
237#define nixge_ctrl_poll_timeout(priv, addr, val, cond, sleep_us, timeout_us) \
238 readl_poll_timeout((priv)->ctrl_regs + (addr), (val), (cond), \
239 (sleep_us), (timeout_us))
240
241#define nixge_dma_poll_timeout(priv, addr, val, cond, sleep_us, timeout_us) \
242 readl_poll_timeout((priv)->dma_regs + (addr), (val), (cond), \
243 (sleep_us), (timeout_us))
244
245static void nixge_hw_dma_bd_release(struct net_device *ndev)
246{
247 struct nixge_priv *priv = netdev_priv(ndev);
248 dma_addr_t phys_addr;
249 struct sk_buff *skb;
250 int i;
251
252 for (i = 0; i < RX_BD_NUM; i++) {
253 phys_addr = nixge_hw_dma_bd_get_addr(&priv->rx_bd_v[i],
254 phys);
255
256 dma_unmap_single(ndev->dev.parent, phys_addr,
257 NIXGE_MAX_JUMBO_FRAME_SIZE,
258 DMA_FROM_DEVICE);
259
260 skb = (struct sk_buff *)(uintptr_t)
261 nixge_hw_dma_bd_get_addr(&priv->rx_bd_v[i],
262 sw_id_offset);
263 dev_kfree_skb(skb);
264 }
265
266 if (priv->rx_bd_v)
267 dma_free_coherent(ndev->dev.parent,
268 sizeof(*priv->rx_bd_v) * RX_BD_NUM,
269 priv->rx_bd_v,
270 priv->rx_bd_p);
271
272 if (priv->tx_skb)
273 devm_kfree(ndev->dev.parent, priv->tx_skb);
274
275 if (priv->tx_bd_v)
276 dma_free_coherent(ndev->dev.parent,
277 sizeof(*priv->tx_bd_v) * TX_BD_NUM,
278 priv->tx_bd_v,
279 priv->tx_bd_p);
280}
281
282static int nixge_hw_dma_bd_init(struct net_device *ndev)
283{
284 struct nixge_priv *priv = netdev_priv(ndev);
285 struct sk_buff *skb;
286 dma_addr_t phys;
287 u32 cr;
288 int i;
289
290 /* Reset the indexes which are used for accessing the BDs */
291 priv->tx_bd_ci = 0;
292 priv->tx_bd_tail = 0;
293 priv->rx_bd_ci = 0;
294
295 /* Allocate the Tx and Rx buffer descriptors. */
296 priv->tx_bd_v = dma_alloc_coherent(ndev->dev.parent,
297 sizeof(*priv->tx_bd_v) * TX_BD_NUM,
298 &priv->tx_bd_p, GFP_KERNEL);
299 if (!priv->tx_bd_v)
300 goto out;
301
302 priv->tx_skb = devm_kcalloc(ndev->dev.parent,
303 TX_BD_NUM, sizeof(*priv->tx_skb),
304 GFP_KERNEL);
305 if (!priv->tx_skb)
306 goto out;
307
308 priv->rx_bd_v = dma_alloc_coherent(ndev->dev.parent,
309 sizeof(*priv->rx_bd_v) * RX_BD_NUM,
310 &priv->rx_bd_p, GFP_KERNEL);
311 if (!priv->rx_bd_v)
312 goto out;
313
314 for (i = 0; i < TX_BD_NUM; i++) {
315 nixge_hw_dma_bd_set_next(&priv->tx_bd_v[i],
316 priv->tx_bd_p +
317 sizeof(*priv->tx_bd_v) *
318 ((i + 1) % TX_BD_NUM));
319 }
320
321 for (i = 0; i < RX_BD_NUM; i++) {
322 nixge_hw_dma_bd_set_next(&priv->rx_bd_v[i],
323 priv->rx_bd_p
324 + sizeof(*priv->rx_bd_v) *
325 ((i + 1) % RX_BD_NUM));
326
327 skb = netdev_alloc_skb_ip_align(ndev,
328 NIXGE_MAX_JUMBO_FRAME_SIZE);
329 if (!skb)
330 goto out;
331
332 nixge_hw_dma_bd_set_offset(&priv->rx_bd_v[i], (uintptr_t)skb);
333 phys = dma_map_single(ndev->dev.parent, skb->data,
334 NIXGE_MAX_JUMBO_FRAME_SIZE,
335 DMA_FROM_DEVICE);
336
337 nixge_hw_dma_bd_set_phys(&priv->rx_bd_v[i], phys);
338
339 priv->rx_bd_v[i].cntrl = NIXGE_MAX_JUMBO_FRAME_SIZE;
340 }
341
342 /* Start updating the Rx channel control register */
343 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
344 /* Update the interrupt coalesce count */
345 cr = ((cr & ~XAXIDMA_COALESCE_MASK) |
346 ((priv->coalesce_count_rx) << XAXIDMA_COALESCE_SHIFT));
347 /* Update the delay timer count */
348 cr = ((cr & ~XAXIDMA_DELAY_MASK) |
349 (XAXIDMA_DFT_RX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
350 /* Enable coalesce, delay timer and error interrupts */
351 cr |= XAXIDMA_IRQ_ALL_MASK;
352 /* Write to the Rx channel control register */
353 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
354
355 /* Start updating the Tx channel control register */
356 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
357 /* Update the interrupt coalesce count */
358 cr = (((cr & ~XAXIDMA_COALESCE_MASK)) |
359 ((priv->coalesce_count_tx) << XAXIDMA_COALESCE_SHIFT));
360 /* Update the delay timer count */
361 cr = (((cr & ~XAXIDMA_DELAY_MASK)) |
362 (XAXIDMA_DFT_TX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
363 /* Enable coalesce, delay timer and error interrupts */
364 cr |= XAXIDMA_IRQ_ALL_MASK;
365 /* Write to the Tx channel control register */
366 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET, cr);
367
368 /* Populate the tail pointer and bring the Rx Axi DMA engine out of
369 * halted state. This will make the Rx side ready for reception.
370 */
371 nixge_dma_write_desc_reg(priv, XAXIDMA_RX_CDESC_OFFSET, priv->rx_bd_p);
372 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
373 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET,
374 cr | XAXIDMA_CR_RUNSTOP_MASK);
375 nixge_dma_write_desc_reg(priv, XAXIDMA_RX_TDESC_OFFSET, priv->rx_bd_p +
376 (sizeof(*priv->rx_bd_v) * (RX_BD_NUM - 1)));
377
378 /* Write to the RS (Run-stop) bit in the Tx channel control register.
379 * Tx channel is now ready to run. But only after we write to the
380 * tail pointer register that the Tx channel will start transmitting.
381 */
382 nixge_dma_write_desc_reg(priv, XAXIDMA_TX_CDESC_OFFSET, priv->tx_bd_p);
383 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
384 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET,
385 cr | XAXIDMA_CR_RUNSTOP_MASK);
386
387 return 0;
388out:
389 nixge_hw_dma_bd_release(ndev);
390 return -ENOMEM;
391}
392
393static void __nixge_device_reset(struct nixge_priv *priv, off_t offset)
394{
395 u32 status;
396 int err;
397
398 /* Reset Axi DMA. This would reset NIXGE Ethernet core as well.
399 * The reset process of Axi DMA takes a while to complete as all
400 * pending commands/transfers will be flushed or completed during
401 * this reset process.
402 */
403 nixge_dma_write_reg(priv, offset, XAXIDMA_CR_RESET_MASK);
404 err = nixge_dma_poll_timeout(priv, offset, status,
405 !(status & XAXIDMA_CR_RESET_MASK), 10,
406 1000);
407 if (err)
408 netdev_err(priv->ndev, "%s: DMA reset timeout!\n", __func__);
409}
410
411static void nixge_device_reset(struct net_device *ndev)
412{
413 struct nixge_priv *priv = netdev_priv(ndev);
414
415 __nixge_device_reset(priv, XAXIDMA_TX_CR_OFFSET);
416 __nixge_device_reset(priv, XAXIDMA_RX_CR_OFFSET);
417
418 if (nixge_hw_dma_bd_init(ndev))
419 netdev_err(ndev, "%s: descriptor allocation failed\n",
420 __func__);
421
422 netif_trans_update(ndev);
423}
424
425static void nixge_handle_link_change(struct net_device *ndev)
426{
427 struct nixge_priv *priv = netdev_priv(ndev);
428 struct phy_device *phydev = ndev->phydev;
429
430 if (phydev->link != priv->link || phydev->speed != priv->speed ||
431 phydev->duplex != priv->duplex) {
432 priv->link = phydev->link;
433 priv->speed = phydev->speed;
434 priv->duplex = phydev->duplex;
435 phy_print_status(phydev);
436 }
437}
438
439static void nixge_tx_skb_unmap(struct nixge_priv *priv,
440 struct nixge_tx_skb *tx_skb)
441{
442 if (tx_skb->mapping) {
443 if (tx_skb->mapped_as_page)
444 dma_unmap_page(priv->ndev->dev.parent, tx_skb->mapping,
445 tx_skb->size, DMA_TO_DEVICE);
446 else
447 dma_unmap_single(priv->ndev->dev.parent,
448 tx_skb->mapping,
449 tx_skb->size, DMA_TO_DEVICE);
450 tx_skb->mapping = 0;
451 }
452
453 if (tx_skb->skb) {
454 dev_kfree_skb_any(tx_skb->skb);
455 tx_skb->skb = NULL;
456 }
457}
458
459static void nixge_start_xmit_done(struct net_device *ndev)
460{
461 struct nixge_priv *priv = netdev_priv(ndev);
462 struct nixge_hw_dma_bd *cur_p;
463 struct nixge_tx_skb *tx_skb;
464 unsigned int status = 0;
465 u32 packets = 0;
466 u32 size = 0;
467
468 cur_p = &priv->tx_bd_v[priv->tx_bd_ci];
469 tx_skb = &priv->tx_skb[priv->tx_bd_ci];
470
471 status = cur_p->status;
472
473 while (status & XAXIDMA_BD_STS_COMPLETE_MASK) {
474 nixge_tx_skb_unmap(priv, tx_skb);
475 cur_p->status = 0;
476
477 size += status & XAXIDMA_BD_STS_ACTUAL_LEN_MASK;
478 packets++;
479
480 ++priv->tx_bd_ci;
481 priv->tx_bd_ci %= TX_BD_NUM;
482 cur_p = &priv->tx_bd_v[priv->tx_bd_ci];
483 tx_skb = &priv->tx_skb[priv->tx_bd_ci];
484 status = cur_p->status;
485 }
486
487 ndev->stats.tx_packets += packets;
488 ndev->stats.tx_bytes += size;
489
490 if (packets)
491 netif_wake_queue(ndev);
492}
493
494static int nixge_check_tx_bd_space(struct nixge_priv *priv,
495 int num_frag)
496{
497 struct nixge_hw_dma_bd *cur_p;
498
499 cur_p = &priv->tx_bd_v[(priv->tx_bd_tail + num_frag) % TX_BD_NUM];
500 if (cur_p->status & XAXIDMA_BD_STS_ALL_MASK)
501 return NETDEV_TX_BUSY;
502 return 0;
503}
504
505static netdev_tx_t nixge_start_xmit(struct sk_buff *skb,
506 struct net_device *ndev)
507{
508 struct nixge_priv *priv = netdev_priv(ndev);
509 struct nixge_hw_dma_bd *cur_p;
510 struct nixge_tx_skb *tx_skb;
511 dma_addr_t tail_p, cur_phys;
512 skb_frag_t *frag;
513 u32 num_frag;
514 u32 ii;
515
516 num_frag = skb_shinfo(skb)->nr_frags;
517 cur_p = &priv->tx_bd_v[priv->tx_bd_tail];
518 tx_skb = &priv->tx_skb[priv->tx_bd_tail];
519
520 if (nixge_check_tx_bd_space(priv, num_frag)) {
521 if (!netif_queue_stopped(ndev))
522 netif_stop_queue(ndev);
523 return NETDEV_TX_OK;
524 }
525
526 cur_phys = dma_map_single(ndev->dev.parent, skb->data,
527 skb_headlen(skb), DMA_TO_DEVICE);
528 if (dma_mapping_error(ndev->dev.parent, cur_phys))
529 goto drop;
530 nixge_hw_dma_bd_set_phys(cur_p, cur_phys);
531
532 cur_p->cntrl = skb_headlen(skb) | XAXIDMA_BD_CTRL_TXSOF_MASK;
533
534 tx_skb->skb = NULL;
535 tx_skb->mapping = cur_phys;
536 tx_skb->size = skb_headlen(skb);
537 tx_skb->mapped_as_page = false;
538
539 for (ii = 0; ii < num_frag; ii++) {
540 ++priv->tx_bd_tail;
541 priv->tx_bd_tail %= TX_BD_NUM;
542 cur_p = &priv->tx_bd_v[priv->tx_bd_tail];
543 tx_skb = &priv->tx_skb[priv->tx_bd_tail];
544 frag = &skb_shinfo(skb)->frags[ii];
545
546 cur_phys = skb_frag_dma_map(ndev->dev.parent, frag, 0,
547 skb_frag_size(frag),
548 DMA_TO_DEVICE);
549 if (dma_mapping_error(ndev->dev.parent, cur_phys))
550 goto frag_err;
551 nixge_hw_dma_bd_set_phys(cur_p, cur_phys);
552
553 cur_p->cntrl = skb_frag_size(frag);
554
555 tx_skb->skb = NULL;
556 tx_skb->mapping = cur_phys;
557 tx_skb->size = skb_frag_size(frag);
558 tx_skb->mapped_as_page = true;
559 }
560
561 /* last buffer of the frame */
562 tx_skb->skb = skb;
563
564 cur_p->cntrl |= XAXIDMA_BD_CTRL_TXEOF_MASK;
565
566 tail_p = priv->tx_bd_p + sizeof(*priv->tx_bd_v) * priv->tx_bd_tail;
567 /* Start the transfer */
568 nixge_dma_write_desc_reg(priv, XAXIDMA_TX_TDESC_OFFSET, tail_p);
569 ++priv->tx_bd_tail;
570 priv->tx_bd_tail %= TX_BD_NUM;
571
572 return NETDEV_TX_OK;
573frag_err:
574 for (; ii > 0; ii--) {
575 if (priv->tx_bd_tail)
576 priv->tx_bd_tail--;
577 else
578 priv->tx_bd_tail = TX_BD_NUM - 1;
579
580 tx_skb = &priv->tx_skb[priv->tx_bd_tail];
581 nixge_tx_skb_unmap(priv, tx_skb);
582
583 cur_p = &priv->tx_bd_v[priv->tx_bd_tail];
584 cur_p->status = 0;
585 }
586 dma_unmap_single(priv->ndev->dev.parent,
587 tx_skb->mapping,
588 tx_skb->size, DMA_TO_DEVICE);
589drop:
590 ndev->stats.tx_dropped++;
591 return NETDEV_TX_OK;
592}
593
594static int nixge_recv(struct net_device *ndev, int budget)
595{
596 struct nixge_priv *priv = netdev_priv(ndev);
597 struct sk_buff *skb, *new_skb;
598 struct nixge_hw_dma_bd *cur_p;
599 dma_addr_t tail_p = 0, cur_phys = 0;
600 u32 packets = 0;
601 u32 length = 0;
602 u32 size = 0;
603
604 cur_p = &priv->rx_bd_v[priv->rx_bd_ci];
605
606 while ((cur_p->status & XAXIDMA_BD_STS_COMPLETE_MASK &&
607 budget > packets)) {
608 tail_p = priv->rx_bd_p + sizeof(*priv->rx_bd_v) *
609 priv->rx_bd_ci;
610
611 skb = (struct sk_buff *)(uintptr_t)
612 nixge_hw_dma_bd_get_addr(cur_p, sw_id_offset);
613
614 length = cur_p->status & XAXIDMA_BD_STS_ACTUAL_LEN_MASK;
615 if (length > NIXGE_MAX_JUMBO_FRAME_SIZE)
616 length = NIXGE_MAX_JUMBO_FRAME_SIZE;
617
618 dma_unmap_single(ndev->dev.parent,
619 nixge_hw_dma_bd_get_addr(cur_p, phys),
620 NIXGE_MAX_JUMBO_FRAME_SIZE,
621 DMA_FROM_DEVICE);
622
623 skb_put(skb, length);
624
625 skb->protocol = eth_type_trans(skb, ndev);
626 skb_checksum_none_assert(skb);
627
628 /* For now mark them as CHECKSUM_NONE since
629 * we don't have offload capabilities
630 */
631 skb->ip_summed = CHECKSUM_NONE;
632
633 napi_gro_receive(&priv->napi, skb);
634
635 size += length;
636 packets++;
637
638 new_skb = netdev_alloc_skb_ip_align(ndev,
639 NIXGE_MAX_JUMBO_FRAME_SIZE);
640 if (!new_skb)
641 return packets;
642
643 cur_phys = dma_map_single(ndev->dev.parent, new_skb->data,
644 NIXGE_MAX_JUMBO_FRAME_SIZE,
645 DMA_FROM_DEVICE);
646 if (dma_mapping_error(ndev->dev.parent, cur_phys)) {
647 /* FIXME: bail out and clean up */
648 netdev_err(ndev, "Failed to map ...\n");
649 }
650 nixge_hw_dma_bd_set_phys(cur_p, cur_phys);
651 cur_p->cntrl = NIXGE_MAX_JUMBO_FRAME_SIZE;
652 cur_p->status = 0;
653 nixge_hw_dma_bd_set_offset(cur_p, (uintptr_t)new_skb);
654
655 ++priv->rx_bd_ci;
656 priv->rx_bd_ci %= RX_BD_NUM;
657 cur_p = &priv->rx_bd_v[priv->rx_bd_ci];
658 }
659
660 ndev->stats.rx_packets += packets;
661 ndev->stats.rx_bytes += size;
662
663 if (tail_p)
664 nixge_dma_write_desc_reg(priv, XAXIDMA_RX_TDESC_OFFSET, tail_p);
665
666 return packets;
667}
668
669static int nixge_poll(struct napi_struct *napi, int budget)
670{
671 struct nixge_priv *priv = container_of(napi, struct nixge_priv, napi);
672 int work_done;
673 u32 status, cr;
674
675 work_done = 0;
676
677 work_done = nixge_recv(priv->ndev, budget);
678 if (work_done < budget) {
679 napi_complete_done(napi, work_done);
680 status = nixge_dma_read_reg(priv, XAXIDMA_RX_SR_OFFSET);
681
682 if (status & (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK)) {
683 /* If there's more, reschedule, but clear */
684 nixge_dma_write_reg(priv, XAXIDMA_RX_SR_OFFSET, status);
685 napi_reschedule(napi);
686 } else {
687 /* if not, turn on RX IRQs again ... */
688 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
689 cr |= (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK);
690 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
691 }
692 }
693
694 return work_done;
695}
696
697static irqreturn_t nixge_tx_irq(int irq, void *_ndev)
698{
699 struct nixge_priv *priv = netdev_priv(_ndev);
700 struct net_device *ndev = _ndev;
701 unsigned int status;
702 dma_addr_t phys;
703 u32 cr;
704
705 status = nixge_dma_read_reg(priv, XAXIDMA_TX_SR_OFFSET);
706 if (status & (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK)) {
707 nixge_dma_write_reg(priv, XAXIDMA_TX_SR_OFFSET, status);
708 nixge_start_xmit_done(priv->ndev);
709 goto out;
710 }
711 if (!(status & XAXIDMA_IRQ_ALL_MASK)) {
712 netdev_err(ndev, "No interrupts asserted in Tx path\n");
713 return IRQ_NONE;
714 }
715 if (status & XAXIDMA_IRQ_ERROR_MASK) {
716 phys = nixge_hw_dma_bd_get_addr(&priv->tx_bd_v[priv->tx_bd_ci],
717 phys);
718
719 netdev_err(ndev, "DMA Tx error 0x%x\n", status);
720 netdev_err(ndev, "Current BD is at: 0x%llx\n", (u64)phys);
721
722 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
723 /* Disable coalesce, delay timer and error interrupts */
724 cr &= (~XAXIDMA_IRQ_ALL_MASK);
725 /* Write to the Tx channel control register */
726 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET, cr);
727
728 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
729 /* Disable coalesce, delay timer and error interrupts */
730 cr &= (~XAXIDMA_IRQ_ALL_MASK);
731 /* Write to the Rx channel control register */
732 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
733
734 tasklet_schedule(&priv->dma_err_tasklet);
735 nixge_dma_write_reg(priv, XAXIDMA_TX_SR_OFFSET, status);
736 }
737out:
738 return IRQ_HANDLED;
739}
740
741static irqreturn_t nixge_rx_irq(int irq, void *_ndev)
742{
743 struct nixge_priv *priv = netdev_priv(_ndev);
744 struct net_device *ndev = _ndev;
745 unsigned int status;
746 dma_addr_t phys;
747 u32 cr;
748
749 status = nixge_dma_read_reg(priv, XAXIDMA_RX_SR_OFFSET);
750 if (status & (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK)) {
751 /* Turn of IRQs because NAPI */
752 nixge_dma_write_reg(priv, XAXIDMA_RX_SR_OFFSET, status);
753 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
754 cr &= ~(XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_DELAY_MASK);
755 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
756
757 if (napi_schedule_prep(&priv->napi))
758 __napi_schedule(&priv->napi);
759 goto out;
760 }
761 if (!(status & XAXIDMA_IRQ_ALL_MASK)) {
762 netdev_err(ndev, "No interrupts asserted in Rx path\n");
763 return IRQ_NONE;
764 }
765 if (status & XAXIDMA_IRQ_ERROR_MASK) {
766 phys = nixge_hw_dma_bd_get_addr(&priv->rx_bd_v[priv->rx_bd_ci],
767 phys);
768 netdev_err(ndev, "DMA Rx error 0x%x\n", status);
769 netdev_err(ndev, "Current BD is at: 0x%llx\n", (u64)phys);
770
771 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
772 /* Disable coalesce, delay timer and error interrupts */
773 cr &= (~XAXIDMA_IRQ_ALL_MASK);
774 /* Finally write to the Tx channel control register */
775 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET, cr);
776
777 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
778 /* Disable coalesce, delay timer and error interrupts */
779 cr &= (~XAXIDMA_IRQ_ALL_MASK);
780 /* write to the Rx channel control register */
781 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET, cr);
782
783 tasklet_schedule(&priv->dma_err_tasklet);
784 nixge_dma_write_reg(priv, XAXIDMA_RX_SR_OFFSET, status);
785 }
786out:
787 return IRQ_HANDLED;
788}
789
790static void nixge_dma_err_handler(struct tasklet_struct *t)
791{
792 struct nixge_priv *lp = from_tasklet(lp, t, dma_err_tasklet);
793 struct nixge_hw_dma_bd *cur_p;
794 struct nixge_tx_skb *tx_skb;
795 u32 cr, i;
796
797 __nixge_device_reset(lp, XAXIDMA_TX_CR_OFFSET);
798 __nixge_device_reset(lp, XAXIDMA_RX_CR_OFFSET);
799
800 for (i = 0; i < TX_BD_NUM; i++) {
801 cur_p = &lp->tx_bd_v[i];
802 tx_skb = &lp->tx_skb[i];
803 nixge_tx_skb_unmap(lp, tx_skb);
804
805 nixge_hw_dma_bd_set_phys(cur_p, 0);
806 cur_p->cntrl = 0;
807 cur_p->status = 0;
808 nixge_hw_dma_bd_set_offset(cur_p, 0);
809 }
810
811 for (i = 0; i < RX_BD_NUM; i++) {
812 cur_p = &lp->rx_bd_v[i];
813 cur_p->status = 0;
814 }
815
816 lp->tx_bd_ci = 0;
817 lp->tx_bd_tail = 0;
818 lp->rx_bd_ci = 0;
819
820 /* Start updating the Rx channel control register */
821 cr = nixge_dma_read_reg(lp, XAXIDMA_RX_CR_OFFSET);
822 /* Update the interrupt coalesce count */
823 cr = ((cr & ~XAXIDMA_COALESCE_MASK) |
824 (XAXIDMA_DFT_RX_THRESHOLD << XAXIDMA_COALESCE_SHIFT));
825 /* Update the delay timer count */
826 cr = ((cr & ~XAXIDMA_DELAY_MASK) |
827 (XAXIDMA_DFT_RX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
828 /* Enable coalesce, delay timer and error interrupts */
829 cr |= XAXIDMA_IRQ_ALL_MASK;
830 /* Finally write to the Rx channel control register */
831 nixge_dma_write_reg(lp, XAXIDMA_RX_CR_OFFSET, cr);
832
833 /* Start updating the Tx channel control register */
834 cr = nixge_dma_read_reg(lp, XAXIDMA_TX_CR_OFFSET);
835 /* Update the interrupt coalesce count */
836 cr = (((cr & ~XAXIDMA_COALESCE_MASK)) |
837 (XAXIDMA_DFT_TX_THRESHOLD << XAXIDMA_COALESCE_SHIFT));
838 /* Update the delay timer count */
839 cr = (((cr & ~XAXIDMA_DELAY_MASK)) |
840 (XAXIDMA_DFT_TX_WAITBOUND << XAXIDMA_DELAY_SHIFT));
841 /* Enable coalesce, delay timer and error interrupts */
842 cr |= XAXIDMA_IRQ_ALL_MASK;
843 /* Finally write to the Tx channel control register */
844 nixge_dma_write_reg(lp, XAXIDMA_TX_CR_OFFSET, cr);
845
846 /* Populate the tail pointer and bring the Rx Axi DMA engine out of
847 * halted state. This will make the Rx side ready for reception.
848 */
849 nixge_dma_write_desc_reg(lp, XAXIDMA_RX_CDESC_OFFSET, lp->rx_bd_p);
850 cr = nixge_dma_read_reg(lp, XAXIDMA_RX_CR_OFFSET);
851 nixge_dma_write_reg(lp, XAXIDMA_RX_CR_OFFSET,
852 cr | XAXIDMA_CR_RUNSTOP_MASK);
853 nixge_dma_write_desc_reg(lp, XAXIDMA_RX_TDESC_OFFSET, lp->rx_bd_p +
854 (sizeof(*lp->rx_bd_v) * (RX_BD_NUM - 1)));
855
856 /* Write to the RS (Run-stop) bit in the Tx channel control register.
857 * Tx channel is now ready to run. But only after we write to the
858 * tail pointer register that the Tx channel will start transmitting
859 */
860 nixge_dma_write_desc_reg(lp, XAXIDMA_TX_CDESC_OFFSET, lp->tx_bd_p);
861 cr = nixge_dma_read_reg(lp, XAXIDMA_TX_CR_OFFSET);
862 nixge_dma_write_reg(lp, XAXIDMA_TX_CR_OFFSET,
863 cr | XAXIDMA_CR_RUNSTOP_MASK);
864}
865
866static int nixge_open(struct net_device *ndev)
867{
868 struct nixge_priv *priv = netdev_priv(ndev);
869 struct phy_device *phy;
870 int ret;
871
872 nixge_device_reset(ndev);
873
874 phy = of_phy_connect(ndev, priv->phy_node,
875 &nixge_handle_link_change, 0, priv->phy_mode);
876 if (!phy)
877 return -ENODEV;
878
879 phy_start(phy);
880
881 /* Enable tasklets for Axi DMA error handling */
882 tasklet_setup(&priv->dma_err_tasklet, nixge_dma_err_handler);
883
884 napi_enable(&priv->napi);
885
886 /* Enable interrupts for Axi DMA Tx */
887 ret = request_irq(priv->tx_irq, nixge_tx_irq, 0, ndev->name, ndev);
888 if (ret)
889 goto err_tx_irq;
890 /* Enable interrupts for Axi DMA Rx */
891 ret = request_irq(priv->rx_irq, nixge_rx_irq, 0, ndev->name, ndev);
892 if (ret)
893 goto err_rx_irq;
894
895 netif_start_queue(ndev);
896
897 return 0;
898
899err_rx_irq:
900 free_irq(priv->tx_irq, ndev);
901err_tx_irq:
902 phy_stop(phy);
903 phy_disconnect(phy);
904 tasklet_kill(&priv->dma_err_tasklet);
905 netdev_err(ndev, "request_irq() failed\n");
906 return ret;
907}
908
909static int nixge_stop(struct net_device *ndev)
910{
911 struct nixge_priv *priv = netdev_priv(ndev);
912 u32 cr;
913
914 netif_stop_queue(ndev);
915 napi_disable(&priv->napi);
916
917 if (ndev->phydev) {
918 phy_stop(ndev->phydev);
919 phy_disconnect(ndev->phydev);
920 }
921
922 cr = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
923 nixge_dma_write_reg(priv, XAXIDMA_RX_CR_OFFSET,
924 cr & (~XAXIDMA_CR_RUNSTOP_MASK));
925 cr = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
926 nixge_dma_write_reg(priv, XAXIDMA_TX_CR_OFFSET,
927 cr & (~XAXIDMA_CR_RUNSTOP_MASK));
928
929 tasklet_kill(&priv->dma_err_tasklet);
930
931 free_irq(priv->tx_irq, ndev);
932 free_irq(priv->rx_irq, ndev);
933
934 nixge_hw_dma_bd_release(ndev);
935
936 return 0;
937}
938
939static int nixge_change_mtu(struct net_device *ndev, int new_mtu)
940{
941 if (netif_running(ndev))
942 return -EBUSY;
943
944 if ((new_mtu + NIXGE_HDR_SIZE + NIXGE_TRL_SIZE) >
945 NIXGE_MAX_JUMBO_FRAME_SIZE)
946 return -EINVAL;
947
948 ndev->mtu = new_mtu;
949
950 return 0;
951}
952
953static s32 __nixge_hw_set_mac_address(struct net_device *ndev)
954{
955 struct nixge_priv *priv = netdev_priv(ndev);
956
957 nixge_ctrl_write_reg(priv, NIXGE_REG_MAC_LSB,
958 (ndev->dev_addr[2]) << 24 |
959 (ndev->dev_addr[3] << 16) |
960 (ndev->dev_addr[4] << 8) |
961 (ndev->dev_addr[5] << 0));
962
963 nixge_ctrl_write_reg(priv, NIXGE_REG_MAC_MSB,
964 (ndev->dev_addr[1] | (ndev->dev_addr[0] << 8)));
965
966 return 0;
967}
968
969static int nixge_net_set_mac_address(struct net_device *ndev, void *p)
970{
971 int err;
972
973 err = eth_mac_addr(ndev, p);
974 if (!err)
975 __nixge_hw_set_mac_address(ndev);
976
977 return err;
978}
979
980static const struct net_device_ops nixge_netdev_ops = {
981 .ndo_open = nixge_open,
982 .ndo_stop = nixge_stop,
983 .ndo_start_xmit = nixge_start_xmit,
984 .ndo_change_mtu = nixge_change_mtu,
985 .ndo_set_mac_address = nixge_net_set_mac_address,
986 .ndo_validate_addr = eth_validate_addr,
987};
988
989static void nixge_ethtools_get_drvinfo(struct net_device *ndev,
990 struct ethtool_drvinfo *ed)
991{
992 strlcpy(ed->driver, "nixge", sizeof(ed->driver));
993 strlcpy(ed->bus_info, "platform", sizeof(ed->bus_info));
994}
995
996static int nixge_ethtools_get_coalesce(struct net_device *ndev,
997 struct ethtool_coalesce *ecoalesce)
998{
999 struct nixge_priv *priv = netdev_priv(ndev);
1000 u32 regval = 0;
1001
1002 regval = nixge_dma_read_reg(priv, XAXIDMA_RX_CR_OFFSET);
1003 ecoalesce->rx_max_coalesced_frames = (regval & XAXIDMA_COALESCE_MASK)
1004 >> XAXIDMA_COALESCE_SHIFT;
1005 regval = nixge_dma_read_reg(priv, XAXIDMA_TX_CR_OFFSET);
1006 ecoalesce->tx_max_coalesced_frames = (regval & XAXIDMA_COALESCE_MASK)
1007 >> XAXIDMA_COALESCE_SHIFT;
1008 return 0;
1009}
1010
1011static int nixge_ethtools_set_coalesce(struct net_device *ndev,
1012 struct ethtool_coalesce *ecoalesce)
1013{
1014 struct nixge_priv *priv = netdev_priv(ndev);
1015
1016 if (netif_running(ndev)) {
1017 netdev_err(ndev,
1018 "Please stop netif before applying configuration\n");
1019 return -EBUSY;
1020 }
1021
1022 if (ecoalesce->rx_max_coalesced_frames)
1023 priv->coalesce_count_rx = ecoalesce->rx_max_coalesced_frames;
1024 if (ecoalesce->tx_max_coalesced_frames)
1025 priv->coalesce_count_tx = ecoalesce->tx_max_coalesced_frames;
1026
1027 return 0;
1028}
1029
1030static int nixge_ethtools_set_phys_id(struct net_device *ndev,
1031 enum ethtool_phys_id_state state)
1032{
1033 struct nixge_priv *priv = netdev_priv(ndev);
1034 u32 ctrl;
1035
1036 ctrl = nixge_ctrl_read_reg(priv, NIXGE_REG_LED_CTL);
1037 switch (state) {
1038 case ETHTOOL_ID_ACTIVE:
1039 ctrl |= NIXGE_ID_LED_CTL_EN;
1040 /* Enable identification LED override*/
1041 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1042 return 2;
1043
1044 case ETHTOOL_ID_ON:
1045 ctrl |= NIXGE_ID_LED_CTL_VAL;
1046 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1047 break;
1048
1049 case ETHTOOL_ID_OFF:
1050 ctrl &= ~NIXGE_ID_LED_CTL_VAL;
1051 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1052 break;
1053
1054 case ETHTOOL_ID_INACTIVE:
1055 /* Restore LED settings */
1056 ctrl &= ~NIXGE_ID_LED_CTL_EN;
1057 nixge_ctrl_write_reg(priv, NIXGE_REG_LED_CTL, ctrl);
1058 break;
1059 }
1060
1061 return 0;
1062}
1063
1064static const struct ethtool_ops nixge_ethtool_ops = {
1065 .supported_coalesce_params = ETHTOOL_COALESCE_MAX_FRAMES,
1066 .get_drvinfo = nixge_ethtools_get_drvinfo,
1067 .get_coalesce = nixge_ethtools_get_coalesce,
1068 .set_coalesce = nixge_ethtools_set_coalesce,
1069 .set_phys_id = nixge_ethtools_set_phys_id,
1070 .get_link_ksettings = phy_ethtool_get_link_ksettings,
1071 .set_link_ksettings = phy_ethtool_set_link_ksettings,
1072 .get_link = ethtool_op_get_link,
1073};
1074
1075static int nixge_mdio_read(struct mii_bus *bus, int phy_id, int reg)
1076{
1077 struct nixge_priv *priv = bus->priv;
1078 u32 status, tmp;
1079 int err;
1080 u16 device;
1081
1082 if (reg & MII_ADDR_C45) {
1083 device = (reg >> 16) & 0x1f;
1084
1085 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_ADDR, reg & 0xffff);
1086
1087 tmp = NIXGE_MDIO_CLAUSE45 | NIXGE_MDIO_OP(NIXGE_MDIO_OP_ADDRESS)
1088 | NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1089
1090 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1091 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1092
1093 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1094 !status, 10, 1000);
1095 if (err) {
1096 dev_err(priv->dev, "timeout setting address");
1097 return err;
1098 }
1099
1100 tmp = NIXGE_MDIO_CLAUSE45 | NIXGE_MDIO_OP(NIXGE_MDIO_C45_READ) |
1101 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1102 } else {
1103 device = reg & 0x1f;
1104
1105 tmp = NIXGE_MDIO_CLAUSE22 | NIXGE_MDIO_OP(NIXGE_MDIO_C22_READ) |
1106 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1107 }
1108
1109 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1110 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1111
1112 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1113 !status, 10, 1000);
1114 if (err) {
1115 dev_err(priv->dev, "timeout setting read command");
1116 return err;
1117 }
1118
1119 status = nixge_ctrl_read_reg(priv, NIXGE_REG_MDIO_DATA);
1120
1121 return status;
1122}
1123
1124static int nixge_mdio_write(struct mii_bus *bus, int phy_id, int reg, u16 val)
1125{
1126 struct nixge_priv *priv = bus->priv;
1127 u32 status, tmp;
1128 u16 device;
1129 int err;
1130
1131 if (reg & MII_ADDR_C45) {
1132 device = (reg >> 16) & 0x1f;
1133
1134 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_ADDR, reg & 0xffff);
1135
1136 tmp = NIXGE_MDIO_CLAUSE45 | NIXGE_MDIO_OP(NIXGE_MDIO_OP_ADDRESS)
1137 | NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1138
1139 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1140 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1141
1142 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1143 !status, 10, 1000);
1144 if (err) {
1145 dev_err(priv->dev, "timeout setting address");
1146 return err;
1147 }
1148
1149 tmp = NIXGE_MDIO_CLAUSE45 | NIXGE_MDIO_OP(NIXGE_MDIO_C45_WRITE)
1150 | NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1151
1152 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_DATA, val);
1153 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1154 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1155 !status, 10, 1000);
1156 if (err)
1157 dev_err(priv->dev, "timeout setting write command");
1158 } else {
1159 device = reg & 0x1f;
1160
1161 tmp = NIXGE_MDIO_CLAUSE22 |
1162 NIXGE_MDIO_OP(NIXGE_MDIO_C22_WRITE) |
1163 NIXGE_MDIO_ADDR(phy_id) | NIXGE_MDIO_MMD(device);
1164
1165 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_DATA, val);
1166 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_OP, tmp);
1167 nixge_ctrl_write_reg(priv, NIXGE_REG_MDIO_CTRL, 1);
1168
1169 err = nixge_ctrl_poll_timeout(priv, NIXGE_REG_MDIO_CTRL, status,
1170 !status, 10, 1000);
1171 if (err)
1172 dev_err(priv->dev, "timeout setting write command");
1173 }
1174
1175 return err;
1176}
1177
1178static int nixge_mdio_setup(struct nixge_priv *priv, struct device_node *np)
1179{
1180 struct mii_bus *bus;
1181
1182 bus = devm_mdiobus_alloc(priv->dev);
1183 if (!bus)
1184 return -ENOMEM;
1185
1186 snprintf(bus->id, MII_BUS_ID_SIZE, "%s-mii", dev_name(priv->dev));
1187 bus->priv = priv;
1188 bus->name = "nixge_mii_bus";
1189 bus->read = nixge_mdio_read;
1190 bus->write = nixge_mdio_write;
1191 bus->parent = priv->dev;
1192
1193 priv->mii_bus = bus;
1194
1195 return of_mdiobus_register(bus, np);
1196}
1197
1198static void *nixge_get_nvmem_address(struct device *dev)
1199{
1200 struct nvmem_cell *cell;
1201 size_t cell_size;
1202 char *mac;
1203
1204 cell = nvmem_cell_get(dev, "address");
1205 if (IS_ERR(cell))
1206 return NULL;
1207
1208 mac = nvmem_cell_read(cell, &cell_size);
1209 nvmem_cell_put(cell);
1210
1211 return mac;
1212}
1213
1214/* Match table for of_platform binding */
1215static const struct of_device_id nixge_dt_ids[] = {
1216 { .compatible = "ni,xge-enet-2.00", .data = (void *)NIXGE_V2 },
1217 { .compatible = "ni,xge-enet-3.00", .data = (void *)NIXGE_V3 },
1218 {},
1219};
1220MODULE_DEVICE_TABLE(of, nixge_dt_ids);
1221
1222static int nixge_of_get_resources(struct platform_device *pdev)
1223{
1224 const struct of_device_id *of_id;
1225 enum nixge_version version;
1226 struct resource *ctrlres;
1227 struct net_device *ndev;
1228 struct nixge_priv *priv;
1229
1230 ndev = platform_get_drvdata(pdev);
1231 priv = netdev_priv(ndev);
1232 of_id = of_match_node(nixge_dt_ids, pdev->dev.of_node);
1233 if (!of_id)
1234 return -ENODEV;
1235
1236 version = (enum nixge_version)of_id->data;
1237 if (version <= NIXGE_V2)
1238 priv->dma_regs = devm_platform_get_and_ioremap_resource(pdev, 0, NULL);
1239 else
1240 priv->dma_regs = devm_platform_ioremap_resource_byname(pdev, "dma");
1241 if (IS_ERR(priv->dma_regs)) {
1242 netdev_err(ndev, "failed to map dma regs\n");
1243 return PTR_ERR(priv->dma_regs);
1244 }
1245 if (version <= NIXGE_V2) {
1246 priv->ctrl_regs = priv->dma_regs + NIXGE_REG_CTRL_OFFSET;
1247 } else {
1248 ctrlres = platform_get_resource_byname(pdev, IORESOURCE_MEM,
1249 "ctrl");
1250 priv->ctrl_regs = devm_ioremap_resource(&pdev->dev, ctrlres);
1251 }
1252 if (IS_ERR(priv->ctrl_regs)) {
1253 netdev_err(ndev, "failed to map ctrl regs\n");
1254 return PTR_ERR(priv->ctrl_regs);
1255 }
1256 return 0;
1257}
1258
1259static int nixge_probe(struct platform_device *pdev)
1260{
1261 struct device_node *mn, *phy_node;
1262 struct nixge_priv *priv;
1263 struct net_device *ndev;
1264 const u8 *mac_addr;
1265 int err;
1266
1267 ndev = alloc_etherdev(sizeof(*priv));
1268 if (!ndev)
1269 return -ENOMEM;
1270
1271 platform_set_drvdata(pdev, ndev);
1272 SET_NETDEV_DEV(ndev, &pdev->dev);
1273
1274 ndev->features = NETIF_F_SG;
1275 ndev->netdev_ops = &nixge_netdev_ops;
1276 ndev->ethtool_ops = &nixge_ethtool_ops;
1277
1278 /* MTU range: 64 - 9000 */
1279 ndev->min_mtu = 64;
1280 ndev->max_mtu = NIXGE_JUMBO_MTU;
1281
1282 mac_addr = nixge_get_nvmem_address(&pdev->dev);
1283 if (mac_addr && is_valid_ether_addr(mac_addr)) {
1284 ether_addr_copy(ndev->dev_addr, mac_addr);
1285 kfree(mac_addr);
1286 } else {
1287 eth_hw_addr_random(ndev);
1288 }
1289
1290 priv = netdev_priv(ndev);
1291 priv->ndev = ndev;
1292 priv->dev = &pdev->dev;
1293
1294 netif_napi_add(ndev, &priv->napi, nixge_poll, NAPI_POLL_WEIGHT);
1295 err = nixge_of_get_resources(pdev);
1296 if (err)
1297 goto free_netdev;
1298 __nixge_hw_set_mac_address(ndev);
1299
1300 priv->tx_irq = platform_get_irq_byname(pdev, "tx");
1301 if (priv->tx_irq < 0) {
1302 netdev_err(ndev, "could not find 'tx' irq");
1303 err = priv->tx_irq;
1304 goto free_netdev;
1305 }
1306
1307 priv->rx_irq = platform_get_irq_byname(pdev, "rx");
1308 if (priv->rx_irq < 0) {
1309 netdev_err(ndev, "could not find 'rx' irq");
1310 err = priv->rx_irq;
1311 goto free_netdev;
1312 }
1313
1314 priv->coalesce_count_rx = XAXIDMA_DFT_RX_THRESHOLD;
1315 priv->coalesce_count_tx = XAXIDMA_DFT_TX_THRESHOLD;
1316
1317 mn = of_get_child_by_name(pdev->dev.of_node, "mdio");
1318 if (mn) {
1319 err = nixge_mdio_setup(priv, mn);
1320 of_node_put(mn);
1321 if (err) {
1322 netdev_err(ndev, "error registering mdio bus");
1323 goto free_netdev;
1324 }
1325 }
1326
1327 err = of_get_phy_mode(pdev->dev.of_node, &priv->phy_mode);
1328 if (err) {
1329 netdev_err(ndev, "not find \"phy-mode\" property\n");
1330 goto unregister_mdio;
1331 }
1332
1333 phy_node = of_parse_phandle(pdev->dev.of_node, "phy-handle", 0);
1334 if (!phy_node && of_phy_is_fixed_link(pdev->dev.of_node)) {
1335 err = of_phy_register_fixed_link(pdev->dev.of_node);
1336 if (err < 0) {
1337 netdev_err(ndev, "broken fixed-link specification\n");
1338 goto unregister_mdio;
1339 }
1340 phy_node = of_node_get(pdev->dev.of_node);
1341 }
1342 priv->phy_node = phy_node;
1343
1344 err = register_netdev(priv->ndev);
1345 if (err) {
1346 netdev_err(ndev, "register_netdev() error (%i)\n", err);
1347 goto free_phy;
1348 }
1349
1350 return 0;
1351
1352free_phy:
1353 if (of_phy_is_fixed_link(pdev->dev.of_node))
1354 of_phy_deregister_fixed_link(pdev->dev.of_node);
1355 of_node_put(phy_node);
1356
1357unregister_mdio:
1358 if (priv->mii_bus)
1359 mdiobus_unregister(priv->mii_bus);
1360
1361free_netdev:
1362 free_netdev(ndev);
1363
1364 return err;
1365}
1366
1367static int nixge_remove(struct platform_device *pdev)
1368{
1369 struct net_device *ndev = platform_get_drvdata(pdev);
1370 struct nixge_priv *priv = netdev_priv(ndev);
1371
1372 unregister_netdev(ndev);
1373
1374 if (of_phy_is_fixed_link(pdev->dev.of_node))
1375 of_phy_deregister_fixed_link(pdev->dev.of_node);
1376 of_node_put(priv->phy_node);
1377
1378 if (priv->mii_bus)
1379 mdiobus_unregister(priv->mii_bus);
1380
1381 free_netdev(ndev);
1382
1383 return 0;
1384}
1385
1386static struct platform_driver nixge_driver = {
1387 .probe = nixge_probe,
1388 .remove = nixge_remove,
1389 .driver = {
1390 .name = "nixge",
1391 .of_match_table = of_match_ptr(nixge_dt_ids),
1392 },
1393};
1394module_platform_driver(nixge_driver);
1395
1396MODULE_LICENSE("GPL v2");
1397MODULE_DESCRIPTION("National Instruments XGE Management MAC");
1398MODULE_AUTHOR("Moritz Fischer <mdf@kernel.org>");