Loading...
1/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 * All Rights Reserved.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sub license, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
12 *
13 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
14 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
16 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
17 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
18 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
19 * USE OR OTHER DEALINGS IN THE SOFTWARE.
20 *
21 * The above copyright notice and this permission notice (including the
22 * next paragraph) shall be included in all copies or substantial portions
23 * of the Software.
24 *
25 */
26
27#include <linux/firmware.h>
28#include <linux/module.h>
29#include <linux/dmi.h>
30#include <linux/pci.h>
31#include <linux/debugfs.h>
32#include <drm/drm_drv.h>
33
34#include "amdgpu.h"
35#include "amdgpu_pm.h"
36#include "amdgpu_vcn.h"
37#include "soc15d.h"
38
39/* Firmware Names */
40#define FIRMWARE_RAVEN "amdgpu/raven_vcn.bin"
41#define FIRMWARE_PICASSO "amdgpu/picasso_vcn.bin"
42#define FIRMWARE_RAVEN2 "amdgpu/raven2_vcn.bin"
43#define FIRMWARE_ARCTURUS "amdgpu/arcturus_vcn.bin"
44#define FIRMWARE_RENOIR "amdgpu/renoir_vcn.bin"
45#define FIRMWARE_GREEN_SARDINE "amdgpu/green_sardine_vcn.bin"
46#define FIRMWARE_NAVI10 "amdgpu/navi10_vcn.bin"
47#define FIRMWARE_NAVI14 "amdgpu/navi14_vcn.bin"
48#define FIRMWARE_NAVI12 "amdgpu/navi12_vcn.bin"
49#define FIRMWARE_SIENNA_CICHLID "amdgpu/sienna_cichlid_vcn.bin"
50#define FIRMWARE_NAVY_FLOUNDER "amdgpu/navy_flounder_vcn.bin"
51#define FIRMWARE_VANGOGH "amdgpu/vangogh_vcn.bin"
52#define FIRMWARE_DIMGREY_CAVEFISH "amdgpu/dimgrey_cavefish_vcn.bin"
53#define FIRMWARE_ALDEBARAN "amdgpu/aldebaran_vcn.bin"
54#define FIRMWARE_BEIGE_GOBY "amdgpu/beige_goby_vcn.bin"
55#define FIRMWARE_YELLOW_CARP "amdgpu/yellow_carp_vcn.bin"
56#define FIRMWARE_VCN_3_1_2 "amdgpu/vcn_3_1_2.bin"
57#define FIRMWARE_VCN4_0_0 "amdgpu/vcn_4_0_0.bin"
58#define FIRMWARE_VCN4_0_2 "amdgpu/vcn_4_0_2.bin"
59#define FIRMWARE_VCN4_0_3 "amdgpu/vcn_4_0_3.bin"
60#define FIRMWARE_VCN4_0_4 "amdgpu/vcn_4_0_4.bin"
61#define FIRMWARE_VCN4_0_5 "amdgpu/vcn_4_0_5.bin"
62
63MODULE_FIRMWARE(FIRMWARE_RAVEN);
64MODULE_FIRMWARE(FIRMWARE_PICASSO);
65MODULE_FIRMWARE(FIRMWARE_RAVEN2);
66MODULE_FIRMWARE(FIRMWARE_ARCTURUS);
67MODULE_FIRMWARE(FIRMWARE_RENOIR);
68MODULE_FIRMWARE(FIRMWARE_GREEN_SARDINE);
69MODULE_FIRMWARE(FIRMWARE_ALDEBARAN);
70MODULE_FIRMWARE(FIRMWARE_NAVI10);
71MODULE_FIRMWARE(FIRMWARE_NAVI14);
72MODULE_FIRMWARE(FIRMWARE_NAVI12);
73MODULE_FIRMWARE(FIRMWARE_SIENNA_CICHLID);
74MODULE_FIRMWARE(FIRMWARE_NAVY_FLOUNDER);
75MODULE_FIRMWARE(FIRMWARE_VANGOGH);
76MODULE_FIRMWARE(FIRMWARE_DIMGREY_CAVEFISH);
77MODULE_FIRMWARE(FIRMWARE_BEIGE_GOBY);
78MODULE_FIRMWARE(FIRMWARE_YELLOW_CARP);
79MODULE_FIRMWARE(FIRMWARE_VCN_3_1_2);
80MODULE_FIRMWARE(FIRMWARE_VCN4_0_0);
81MODULE_FIRMWARE(FIRMWARE_VCN4_0_2);
82MODULE_FIRMWARE(FIRMWARE_VCN4_0_3);
83MODULE_FIRMWARE(FIRMWARE_VCN4_0_4);
84MODULE_FIRMWARE(FIRMWARE_VCN4_0_5);
85
86static void amdgpu_vcn_idle_work_handler(struct work_struct *work);
87
88int amdgpu_vcn_early_init(struct amdgpu_device *adev)
89{
90 char ucode_prefix[30];
91 char fw_name[40];
92 int r;
93
94 amdgpu_ucode_ip_version_decode(adev, UVD_HWIP, ucode_prefix, sizeof(ucode_prefix));
95 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s.bin", ucode_prefix);
96 r = amdgpu_ucode_request(adev, &adev->vcn.fw, fw_name);
97 if (r)
98 amdgpu_ucode_release(&adev->vcn.fw);
99
100 return r;
101}
102
103int amdgpu_vcn_sw_init(struct amdgpu_device *adev)
104{
105 unsigned long bo_size;
106 const struct common_firmware_header *hdr;
107 unsigned char fw_check;
108 unsigned int fw_shared_size, log_offset;
109 int i, r;
110
111 INIT_DELAYED_WORK(&adev->vcn.idle_work, amdgpu_vcn_idle_work_handler);
112 mutex_init(&adev->vcn.vcn_pg_lock);
113 mutex_init(&adev->vcn.vcn1_jpeg1_workaround);
114 atomic_set(&adev->vcn.total_submission_cnt, 0);
115 for (i = 0; i < adev->vcn.num_vcn_inst; i++)
116 atomic_set(&adev->vcn.inst[i].dpg_enc_submission_cnt, 0);
117
118 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
119 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
120 adev->vcn.indirect_sram = true;
121
122 /*
123 * Some Steam Deck's BIOS versions are incompatible with the
124 * indirect SRAM mode, leading to amdgpu being unable to get
125 * properly probed (and even potentially crashing the kernel).
126 * Hence, check for these versions here - notice this is
127 * restricted to Vangogh (Deck's APU).
128 */
129 if (amdgpu_ip_version(adev, UVD_HWIP, 0) == IP_VERSION(3, 0, 2)) {
130 const char *bios_ver = dmi_get_system_info(DMI_BIOS_VERSION);
131
132 if (bios_ver && (!strncmp("F7A0113", bios_ver, 7) ||
133 !strncmp("F7A0114", bios_ver, 7))) {
134 adev->vcn.indirect_sram = false;
135 dev_info(adev->dev,
136 "Steam Deck quirk: indirect SRAM disabled on BIOS %s\n", bios_ver);
137 }
138 }
139
140 hdr = (const struct common_firmware_header *)adev->vcn.fw->data;
141 adev->vcn.fw_version = le32_to_cpu(hdr->ucode_version);
142
143 /* Bit 20-23, it is encode major and non-zero for new naming convention.
144 * This field is part of version minor and DRM_DISABLED_FLAG in old naming
145 * convention. Since the l:wq!atest version minor is 0x5B and DRM_DISABLED_FLAG
146 * is zero in old naming convention, this field is always zero so far.
147 * These four bits are used to tell which naming convention is present.
148 */
149 fw_check = (le32_to_cpu(hdr->ucode_version) >> 20) & 0xf;
150 if (fw_check) {
151 unsigned int dec_ver, enc_major, enc_minor, vep, fw_rev;
152
153 fw_rev = le32_to_cpu(hdr->ucode_version) & 0xfff;
154 enc_minor = (le32_to_cpu(hdr->ucode_version) >> 12) & 0xff;
155 enc_major = fw_check;
156 dec_ver = (le32_to_cpu(hdr->ucode_version) >> 24) & 0xf;
157 vep = (le32_to_cpu(hdr->ucode_version) >> 28) & 0xf;
158 DRM_INFO("Found VCN firmware Version ENC: %u.%u DEC: %u VEP: %u Revision: %u\n",
159 enc_major, enc_minor, dec_ver, vep, fw_rev);
160 } else {
161 unsigned int version_major, version_minor, family_id;
162
163 family_id = le32_to_cpu(hdr->ucode_version) & 0xff;
164 version_major = (le32_to_cpu(hdr->ucode_version) >> 24) & 0xff;
165 version_minor = (le32_to_cpu(hdr->ucode_version) >> 8) & 0xff;
166 DRM_INFO("Found VCN firmware Version: %u.%u Family ID: %u\n",
167 version_major, version_minor, family_id);
168 }
169
170 bo_size = AMDGPU_VCN_STACK_SIZE + AMDGPU_VCN_CONTEXT_SIZE;
171 if (adev->firmware.load_type != AMDGPU_FW_LOAD_PSP)
172 bo_size += AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8);
173
174 if (amdgpu_ip_version(adev, UVD_HWIP, 0) >= IP_VERSION(4, 0, 0)) {
175 fw_shared_size = AMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_vcn4_fw_shared));
176 log_offset = offsetof(struct amdgpu_vcn4_fw_shared, fw_log);
177 } else {
178 fw_shared_size = AMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_fw_shared));
179 log_offset = offsetof(struct amdgpu_fw_shared, fw_log);
180 }
181
182 bo_size += fw_shared_size;
183
184 if (amdgpu_vcnfw_log)
185 bo_size += AMDGPU_VCNFW_LOG_SIZE;
186
187 for (i = 0; i < adev->vcn.num_vcn_inst; i++) {
188 if (adev->vcn.harvest_config & (1 << i))
189 continue;
190
191 r = amdgpu_bo_create_kernel(adev, bo_size, PAGE_SIZE,
192 AMDGPU_GEM_DOMAIN_VRAM |
193 AMDGPU_GEM_DOMAIN_GTT,
194 &adev->vcn.inst[i].vcpu_bo,
195 &adev->vcn.inst[i].gpu_addr,
196 &adev->vcn.inst[i].cpu_addr);
197 if (r) {
198 dev_err(adev->dev, "(%d) failed to allocate vcn bo\n", r);
199 return r;
200 }
201
202 adev->vcn.inst[i].fw_shared.cpu_addr = adev->vcn.inst[i].cpu_addr +
203 bo_size - fw_shared_size;
204 adev->vcn.inst[i].fw_shared.gpu_addr = adev->vcn.inst[i].gpu_addr +
205 bo_size - fw_shared_size;
206
207 adev->vcn.inst[i].fw_shared.mem_size = fw_shared_size;
208
209 if (amdgpu_vcnfw_log) {
210 adev->vcn.inst[i].fw_shared.cpu_addr -= AMDGPU_VCNFW_LOG_SIZE;
211 adev->vcn.inst[i].fw_shared.gpu_addr -= AMDGPU_VCNFW_LOG_SIZE;
212 adev->vcn.inst[i].fw_shared.log_offset = log_offset;
213 }
214
215 if (adev->vcn.indirect_sram) {
216 r = amdgpu_bo_create_kernel(adev, 64 * 2 * 4, PAGE_SIZE,
217 AMDGPU_GEM_DOMAIN_VRAM |
218 AMDGPU_GEM_DOMAIN_GTT,
219 &adev->vcn.inst[i].dpg_sram_bo,
220 &adev->vcn.inst[i].dpg_sram_gpu_addr,
221 &adev->vcn.inst[i].dpg_sram_cpu_addr);
222 if (r) {
223 dev_err(adev->dev, "VCN %d (%d) failed to allocate DPG bo\n", i, r);
224 return r;
225 }
226 }
227 }
228
229 return 0;
230}
231
232int amdgpu_vcn_sw_fini(struct amdgpu_device *adev)
233{
234 int i, j;
235
236 for (j = 0; j < adev->vcn.num_vcn_inst; ++j) {
237 if (adev->vcn.harvest_config & (1 << j))
238 continue;
239
240 amdgpu_bo_free_kernel(
241 &adev->vcn.inst[j].dpg_sram_bo,
242 &adev->vcn.inst[j].dpg_sram_gpu_addr,
243 (void **)&adev->vcn.inst[j].dpg_sram_cpu_addr);
244
245 kvfree(adev->vcn.inst[j].saved_bo);
246
247 amdgpu_bo_free_kernel(&adev->vcn.inst[j].vcpu_bo,
248 &adev->vcn.inst[j].gpu_addr,
249 (void **)&adev->vcn.inst[j].cpu_addr);
250
251 amdgpu_ring_fini(&adev->vcn.inst[j].ring_dec);
252
253 for (i = 0; i < adev->vcn.num_enc_rings; ++i)
254 amdgpu_ring_fini(&adev->vcn.inst[j].ring_enc[i]);
255 }
256
257 amdgpu_ucode_release(&adev->vcn.fw);
258 mutex_destroy(&adev->vcn.vcn1_jpeg1_workaround);
259 mutex_destroy(&adev->vcn.vcn_pg_lock);
260
261 return 0;
262}
263
264/* from vcn4 and above, only unified queue is used */
265static bool amdgpu_vcn_using_unified_queue(struct amdgpu_ring *ring)
266{
267 struct amdgpu_device *adev = ring->adev;
268 bool ret = false;
269
270 if (amdgpu_ip_version(adev, UVD_HWIP, 0) >= IP_VERSION(4, 0, 0))
271 ret = true;
272
273 return ret;
274}
275
276bool amdgpu_vcn_is_disabled_vcn(struct amdgpu_device *adev, enum vcn_ring_type type, uint32_t vcn_instance)
277{
278 bool ret = false;
279 int vcn_config = adev->vcn.vcn_config[vcn_instance];
280
281 if ((type == VCN_ENCODE_RING) && (vcn_config & VCN_BLOCK_ENCODE_DISABLE_MASK))
282 ret = true;
283 else if ((type == VCN_DECODE_RING) && (vcn_config & VCN_BLOCK_DECODE_DISABLE_MASK))
284 ret = true;
285 else if ((type == VCN_UNIFIED_RING) && (vcn_config & VCN_BLOCK_QUEUE_DISABLE_MASK))
286 ret = true;
287
288 return ret;
289}
290
291int amdgpu_vcn_suspend(struct amdgpu_device *adev)
292{
293 unsigned int size;
294 void *ptr;
295 int i, idx;
296
297 bool in_ras_intr = amdgpu_ras_intr_triggered();
298
299 cancel_delayed_work_sync(&adev->vcn.idle_work);
300
301 /* err_event_athub will corrupt VCPU buffer, so we need to
302 * restore fw data and clear buffer in amdgpu_vcn_resume() */
303 if (in_ras_intr)
304 return 0;
305
306 for (i = 0; i < adev->vcn.num_vcn_inst; ++i) {
307 if (adev->vcn.harvest_config & (1 << i))
308 continue;
309 if (adev->vcn.inst[i].vcpu_bo == NULL)
310 return 0;
311
312 size = amdgpu_bo_size(adev->vcn.inst[i].vcpu_bo);
313 ptr = adev->vcn.inst[i].cpu_addr;
314
315 adev->vcn.inst[i].saved_bo = kvmalloc(size, GFP_KERNEL);
316 if (!adev->vcn.inst[i].saved_bo)
317 return -ENOMEM;
318
319 if (drm_dev_enter(adev_to_drm(adev), &idx)) {
320 memcpy_fromio(adev->vcn.inst[i].saved_bo, ptr, size);
321 drm_dev_exit(idx);
322 }
323 }
324 return 0;
325}
326
327int amdgpu_vcn_resume(struct amdgpu_device *adev)
328{
329 unsigned int size;
330 void *ptr;
331 int i, idx;
332
333 for (i = 0; i < adev->vcn.num_vcn_inst; ++i) {
334 if (adev->vcn.harvest_config & (1 << i))
335 continue;
336 if (adev->vcn.inst[i].vcpu_bo == NULL)
337 return -EINVAL;
338
339 size = amdgpu_bo_size(adev->vcn.inst[i].vcpu_bo);
340 ptr = adev->vcn.inst[i].cpu_addr;
341
342 if (adev->vcn.inst[i].saved_bo != NULL) {
343 if (drm_dev_enter(adev_to_drm(adev), &idx)) {
344 memcpy_toio(ptr, adev->vcn.inst[i].saved_bo, size);
345 drm_dev_exit(idx);
346 }
347 kvfree(adev->vcn.inst[i].saved_bo);
348 adev->vcn.inst[i].saved_bo = NULL;
349 } else {
350 const struct common_firmware_header *hdr;
351 unsigned int offset;
352
353 hdr = (const struct common_firmware_header *)adev->vcn.fw->data;
354 if (adev->firmware.load_type != AMDGPU_FW_LOAD_PSP) {
355 offset = le32_to_cpu(hdr->ucode_array_offset_bytes);
356 if (drm_dev_enter(adev_to_drm(adev), &idx)) {
357 memcpy_toio(adev->vcn.inst[i].cpu_addr, adev->vcn.fw->data + offset,
358 le32_to_cpu(hdr->ucode_size_bytes));
359 drm_dev_exit(idx);
360 }
361 size -= le32_to_cpu(hdr->ucode_size_bytes);
362 ptr += le32_to_cpu(hdr->ucode_size_bytes);
363 }
364 memset_io(ptr, 0, size);
365 }
366 }
367 return 0;
368}
369
370static void amdgpu_vcn_idle_work_handler(struct work_struct *work)
371{
372 struct amdgpu_device *adev =
373 container_of(work, struct amdgpu_device, vcn.idle_work.work);
374 unsigned int fences = 0, fence[AMDGPU_MAX_VCN_INSTANCES] = {0};
375 unsigned int i, j;
376 int r = 0;
377
378 for (j = 0; j < adev->vcn.num_vcn_inst; ++j) {
379 if (adev->vcn.harvest_config & (1 << j))
380 continue;
381
382 for (i = 0; i < adev->vcn.num_enc_rings; ++i)
383 fence[j] += amdgpu_fence_count_emitted(&adev->vcn.inst[j].ring_enc[i]);
384
385 if (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {
386 struct dpg_pause_state new_state;
387
388 if (fence[j] ||
389 unlikely(atomic_read(&adev->vcn.inst[j].dpg_enc_submission_cnt)))
390 new_state.fw_based = VCN_DPG_STATE__PAUSE;
391 else
392 new_state.fw_based = VCN_DPG_STATE__UNPAUSE;
393
394 adev->vcn.pause_dpg_mode(adev, j, &new_state);
395 }
396
397 fence[j] += amdgpu_fence_count_emitted(&adev->vcn.inst[j].ring_dec);
398 fences += fence[j];
399 }
400
401 if (!fences && !atomic_read(&adev->vcn.total_submission_cnt)) {
402 amdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,
403 AMD_PG_STATE_GATE);
404 r = amdgpu_dpm_switch_power_profile(adev, PP_SMC_POWER_PROFILE_VIDEO,
405 false);
406 if (r)
407 dev_warn(adev->dev, "(%d) failed to disable video power profile mode\n", r);
408 } else {
409 schedule_delayed_work(&adev->vcn.idle_work, VCN_IDLE_TIMEOUT);
410 }
411}
412
413void amdgpu_vcn_ring_begin_use(struct amdgpu_ring *ring)
414{
415 struct amdgpu_device *adev = ring->adev;
416 int r = 0;
417
418 atomic_inc(&adev->vcn.total_submission_cnt);
419
420 if (!cancel_delayed_work_sync(&adev->vcn.idle_work)) {
421 r = amdgpu_dpm_switch_power_profile(adev, PP_SMC_POWER_PROFILE_VIDEO,
422 true);
423 if (r)
424 dev_warn(adev->dev, "(%d) failed to switch to video power profile mode\n", r);
425 }
426
427 mutex_lock(&adev->vcn.vcn_pg_lock);
428 amdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,
429 AMD_PG_STATE_UNGATE);
430
431 if (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {
432 struct dpg_pause_state new_state;
433
434 if (ring->funcs->type == AMDGPU_RING_TYPE_VCN_ENC) {
435 atomic_inc(&adev->vcn.inst[ring->me].dpg_enc_submission_cnt);
436 new_state.fw_based = VCN_DPG_STATE__PAUSE;
437 } else {
438 unsigned int fences = 0;
439 unsigned int i;
440
441 for (i = 0; i < adev->vcn.num_enc_rings; ++i)
442 fences += amdgpu_fence_count_emitted(&adev->vcn.inst[ring->me].ring_enc[i]);
443
444 if (fences || atomic_read(&adev->vcn.inst[ring->me].dpg_enc_submission_cnt))
445 new_state.fw_based = VCN_DPG_STATE__PAUSE;
446 else
447 new_state.fw_based = VCN_DPG_STATE__UNPAUSE;
448 }
449
450 adev->vcn.pause_dpg_mode(adev, ring->me, &new_state);
451 }
452 mutex_unlock(&adev->vcn.vcn_pg_lock);
453}
454
455void amdgpu_vcn_ring_end_use(struct amdgpu_ring *ring)
456{
457 if (ring->adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG &&
458 ring->funcs->type == AMDGPU_RING_TYPE_VCN_ENC)
459 atomic_dec(&ring->adev->vcn.inst[ring->me].dpg_enc_submission_cnt);
460
461 atomic_dec(&ring->adev->vcn.total_submission_cnt);
462
463 schedule_delayed_work(&ring->adev->vcn.idle_work, VCN_IDLE_TIMEOUT);
464}
465
466int amdgpu_vcn_dec_ring_test_ring(struct amdgpu_ring *ring)
467{
468 struct amdgpu_device *adev = ring->adev;
469 uint32_t tmp = 0;
470 unsigned int i;
471 int r;
472
473 /* VCN in SRIOV does not support direct register read/write */
474 if (amdgpu_sriov_vf(adev))
475 return 0;
476
477 WREG32(adev->vcn.inst[ring->me].external.scratch9, 0xCAFEDEAD);
478 r = amdgpu_ring_alloc(ring, 3);
479 if (r)
480 return r;
481 amdgpu_ring_write(ring, PACKET0(adev->vcn.internal.scratch9, 0));
482 amdgpu_ring_write(ring, 0xDEADBEEF);
483 amdgpu_ring_commit(ring);
484 for (i = 0; i < adev->usec_timeout; i++) {
485 tmp = RREG32(adev->vcn.inst[ring->me].external.scratch9);
486 if (tmp == 0xDEADBEEF)
487 break;
488 udelay(1);
489 }
490
491 if (i >= adev->usec_timeout)
492 r = -ETIMEDOUT;
493
494 return r;
495}
496
497int amdgpu_vcn_dec_sw_ring_test_ring(struct amdgpu_ring *ring)
498{
499 struct amdgpu_device *adev = ring->adev;
500 uint32_t rptr;
501 unsigned int i;
502 int r;
503
504 if (amdgpu_sriov_vf(adev))
505 return 0;
506
507 r = amdgpu_ring_alloc(ring, 16);
508 if (r)
509 return r;
510
511 rptr = amdgpu_ring_get_rptr(ring);
512
513 amdgpu_ring_write(ring, VCN_DEC_SW_CMD_END);
514 amdgpu_ring_commit(ring);
515
516 for (i = 0; i < adev->usec_timeout; i++) {
517 if (amdgpu_ring_get_rptr(ring) != rptr)
518 break;
519 udelay(1);
520 }
521
522 if (i >= adev->usec_timeout)
523 r = -ETIMEDOUT;
524
525 return r;
526}
527
528static int amdgpu_vcn_dec_send_msg(struct amdgpu_ring *ring,
529 struct amdgpu_ib *ib_msg,
530 struct dma_fence **fence)
531{
532 u64 addr = AMDGPU_GPU_PAGE_ALIGN(ib_msg->gpu_addr);
533 struct amdgpu_device *adev = ring->adev;
534 struct dma_fence *f = NULL;
535 struct amdgpu_job *job;
536 struct amdgpu_ib *ib;
537 int i, r;
538
539 r = amdgpu_job_alloc_with_ib(ring->adev, NULL, NULL,
540 64, AMDGPU_IB_POOL_DIRECT,
541 &job);
542 if (r)
543 goto err;
544
545 ib = &job->ibs[0];
546 ib->ptr[0] = PACKET0(adev->vcn.internal.data0, 0);
547 ib->ptr[1] = addr;
548 ib->ptr[2] = PACKET0(adev->vcn.internal.data1, 0);
549 ib->ptr[3] = addr >> 32;
550 ib->ptr[4] = PACKET0(adev->vcn.internal.cmd, 0);
551 ib->ptr[5] = 0;
552 for (i = 6; i < 16; i += 2) {
553 ib->ptr[i] = PACKET0(adev->vcn.internal.nop, 0);
554 ib->ptr[i+1] = 0;
555 }
556 ib->length_dw = 16;
557
558 r = amdgpu_job_submit_direct(job, ring, &f);
559 if (r)
560 goto err_free;
561
562 amdgpu_ib_free(adev, ib_msg, f);
563
564 if (fence)
565 *fence = dma_fence_get(f);
566 dma_fence_put(f);
567
568 return 0;
569
570err_free:
571 amdgpu_job_free(job);
572err:
573 amdgpu_ib_free(adev, ib_msg, f);
574 return r;
575}
576
577static int amdgpu_vcn_dec_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,
578 struct amdgpu_ib *ib)
579{
580 struct amdgpu_device *adev = ring->adev;
581 uint32_t *msg;
582 int r, i;
583
584 memset(ib, 0, sizeof(*ib));
585 r = amdgpu_ib_get(adev, NULL, AMDGPU_GPU_PAGE_SIZE * 2,
586 AMDGPU_IB_POOL_DIRECT,
587 ib);
588 if (r)
589 return r;
590
591 msg = (uint32_t *)AMDGPU_GPU_PAGE_ALIGN((unsigned long)ib->ptr);
592 msg[0] = cpu_to_le32(0x00000028);
593 msg[1] = cpu_to_le32(0x00000038);
594 msg[2] = cpu_to_le32(0x00000001);
595 msg[3] = cpu_to_le32(0x00000000);
596 msg[4] = cpu_to_le32(handle);
597 msg[5] = cpu_to_le32(0x00000000);
598 msg[6] = cpu_to_le32(0x00000001);
599 msg[7] = cpu_to_le32(0x00000028);
600 msg[8] = cpu_to_le32(0x00000010);
601 msg[9] = cpu_to_le32(0x00000000);
602 msg[10] = cpu_to_le32(0x00000007);
603 msg[11] = cpu_to_le32(0x00000000);
604 msg[12] = cpu_to_le32(0x00000780);
605 msg[13] = cpu_to_le32(0x00000440);
606 for (i = 14; i < 1024; ++i)
607 msg[i] = cpu_to_le32(0x0);
608
609 return 0;
610}
611
612static int amdgpu_vcn_dec_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,
613 struct amdgpu_ib *ib)
614{
615 struct amdgpu_device *adev = ring->adev;
616 uint32_t *msg;
617 int r, i;
618
619 memset(ib, 0, sizeof(*ib));
620 r = amdgpu_ib_get(adev, NULL, AMDGPU_GPU_PAGE_SIZE * 2,
621 AMDGPU_IB_POOL_DIRECT,
622 ib);
623 if (r)
624 return r;
625
626 msg = (uint32_t *)AMDGPU_GPU_PAGE_ALIGN((unsigned long)ib->ptr);
627 msg[0] = cpu_to_le32(0x00000028);
628 msg[1] = cpu_to_le32(0x00000018);
629 msg[2] = cpu_to_le32(0x00000000);
630 msg[3] = cpu_to_le32(0x00000002);
631 msg[4] = cpu_to_le32(handle);
632 msg[5] = cpu_to_le32(0x00000000);
633 for (i = 6; i < 1024; ++i)
634 msg[i] = cpu_to_le32(0x0);
635
636 return 0;
637}
638
639int amdgpu_vcn_dec_ring_test_ib(struct amdgpu_ring *ring, long timeout)
640{
641 struct dma_fence *fence = NULL;
642 struct amdgpu_ib ib;
643 long r;
644
645 r = amdgpu_vcn_dec_get_create_msg(ring, 1, &ib);
646 if (r)
647 goto error;
648
649 r = amdgpu_vcn_dec_send_msg(ring, &ib, NULL);
650 if (r)
651 goto error;
652 r = amdgpu_vcn_dec_get_destroy_msg(ring, 1, &ib);
653 if (r)
654 goto error;
655
656 r = amdgpu_vcn_dec_send_msg(ring, &ib, &fence);
657 if (r)
658 goto error;
659
660 r = dma_fence_wait_timeout(fence, false, timeout);
661 if (r == 0)
662 r = -ETIMEDOUT;
663 else if (r > 0)
664 r = 0;
665
666 dma_fence_put(fence);
667error:
668 return r;
669}
670
671static uint32_t *amdgpu_vcn_unified_ring_ib_header(struct amdgpu_ib *ib,
672 uint32_t ib_pack_in_dw, bool enc)
673{
674 uint32_t *ib_checksum;
675
676 ib->ptr[ib->length_dw++] = 0x00000010; /* single queue checksum */
677 ib->ptr[ib->length_dw++] = 0x30000002;
678 ib_checksum = &ib->ptr[ib->length_dw++];
679 ib->ptr[ib->length_dw++] = ib_pack_in_dw;
680
681 ib->ptr[ib->length_dw++] = 0x00000010; /* engine info */
682 ib->ptr[ib->length_dw++] = 0x30000001;
683 ib->ptr[ib->length_dw++] = enc ? 0x2 : 0x3;
684 ib->ptr[ib->length_dw++] = ib_pack_in_dw * sizeof(uint32_t);
685
686 return ib_checksum;
687}
688
689static void amdgpu_vcn_unified_ring_ib_checksum(uint32_t **ib_checksum,
690 uint32_t ib_pack_in_dw)
691{
692 uint32_t i;
693 uint32_t checksum = 0;
694
695 for (i = 0; i < ib_pack_in_dw; i++)
696 checksum += *(*ib_checksum + 2 + i);
697
698 **ib_checksum = checksum;
699}
700
701static int amdgpu_vcn_dec_sw_send_msg(struct amdgpu_ring *ring,
702 struct amdgpu_ib *ib_msg,
703 struct dma_fence **fence)
704{
705 struct amdgpu_vcn_decode_buffer *decode_buffer = NULL;
706 unsigned int ib_size_dw = 64;
707 struct amdgpu_device *adev = ring->adev;
708 struct dma_fence *f = NULL;
709 struct amdgpu_job *job;
710 struct amdgpu_ib *ib;
711 uint64_t addr = AMDGPU_GPU_PAGE_ALIGN(ib_msg->gpu_addr);
712 bool sq = amdgpu_vcn_using_unified_queue(ring);
713 uint32_t *ib_checksum;
714 uint32_t ib_pack_in_dw;
715 int i, r;
716
717 if (sq)
718 ib_size_dw += 8;
719
720 r = amdgpu_job_alloc_with_ib(ring->adev, NULL, NULL,
721 ib_size_dw * 4, AMDGPU_IB_POOL_DIRECT,
722 &job);
723 if (r)
724 goto err;
725
726 ib = &job->ibs[0];
727 ib->length_dw = 0;
728
729 /* single queue headers */
730 if (sq) {
731 ib_pack_in_dw = sizeof(struct amdgpu_vcn_decode_buffer) / sizeof(uint32_t)
732 + 4 + 2; /* engine info + decoding ib in dw */
733 ib_checksum = amdgpu_vcn_unified_ring_ib_header(ib, ib_pack_in_dw, false);
734 }
735
736 ib->ptr[ib->length_dw++] = sizeof(struct amdgpu_vcn_decode_buffer) + 8;
737 ib->ptr[ib->length_dw++] = cpu_to_le32(AMDGPU_VCN_IB_FLAG_DECODE_BUFFER);
738 decode_buffer = (struct amdgpu_vcn_decode_buffer *)&(ib->ptr[ib->length_dw]);
739 ib->length_dw += sizeof(struct amdgpu_vcn_decode_buffer) / 4;
740 memset(decode_buffer, 0, sizeof(struct amdgpu_vcn_decode_buffer));
741
742 decode_buffer->valid_buf_flag |= cpu_to_le32(AMDGPU_VCN_CMD_FLAG_MSG_BUFFER);
743 decode_buffer->msg_buffer_address_hi = cpu_to_le32(addr >> 32);
744 decode_buffer->msg_buffer_address_lo = cpu_to_le32(addr);
745
746 for (i = ib->length_dw; i < ib_size_dw; ++i)
747 ib->ptr[i] = 0x0;
748
749 if (sq)
750 amdgpu_vcn_unified_ring_ib_checksum(&ib_checksum, ib_pack_in_dw);
751
752 r = amdgpu_job_submit_direct(job, ring, &f);
753 if (r)
754 goto err_free;
755
756 amdgpu_ib_free(adev, ib_msg, f);
757
758 if (fence)
759 *fence = dma_fence_get(f);
760 dma_fence_put(f);
761
762 return 0;
763
764err_free:
765 amdgpu_job_free(job);
766err:
767 amdgpu_ib_free(adev, ib_msg, f);
768 return r;
769}
770
771int amdgpu_vcn_dec_sw_ring_test_ib(struct amdgpu_ring *ring, long timeout)
772{
773 struct dma_fence *fence = NULL;
774 struct amdgpu_ib ib;
775 long r;
776
777 r = amdgpu_vcn_dec_get_create_msg(ring, 1, &ib);
778 if (r)
779 goto error;
780
781 r = amdgpu_vcn_dec_sw_send_msg(ring, &ib, NULL);
782 if (r)
783 goto error;
784 r = amdgpu_vcn_dec_get_destroy_msg(ring, 1, &ib);
785 if (r)
786 goto error;
787
788 r = amdgpu_vcn_dec_sw_send_msg(ring, &ib, &fence);
789 if (r)
790 goto error;
791
792 r = dma_fence_wait_timeout(fence, false, timeout);
793 if (r == 0)
794 r = -ETIMEDOUT;
795 else if (r > 0)
796 r = 0;
797
798 dma_fence_put(fence);
799error:
800 return r;
801}
802
803int amdgpu_vcn_enc_ring_test_ring(struct amdgpu_ring *ring)
804{
805 struct amdgpu_device *adev = ring->adev;
806 uint32_t rptr;
807 unsigned int i;
808 int r;
809
810 if (amdgpu_sriov_vf(adev))
811 return 0;
812
813 r = amdgpu_ring_alloc(ring, 16);
814 if (r)
815 return r;
816
817 rptr = amdgpu_ring_get_rptr(ring);
818
819 amdgpu_ring_write(ring, VCN_ENC_CMD_END);
820 amdgpu_ring_commit(ring);
821
822 for (i = 0; i < adev->usec_timeout; i++) {
823 if (amdgpu_ring_get_rptr(ring) != rptr)
824 break;
825 udelay(1);
826 }
827
828 if (i >= adev->usec_timeout)
829 r = -ETIMEDOUT;
830
831 return r;
832}
833
834static int amdgpu_vcn_enc_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,
835 struct amdgpu_ib *ib_msg,
836 struct dma_fence **fence)
837{
838 unsigned int ib_size_dw = 16;
839 struct amdgpu_job *job;
840 struct amdgpu_ib *ib;
841 struct dma_fence *f = NULL;
842 uint32_t *ib_checksum = NULL;
843 uint64_t addr;
844 bool sq = amdgpu_vcn_using_unified_queue(ring);
845 int i, r;
846
847 if (sq)
848 ib_size_dw += 8;
849
850 r = amdgpu_job_alloc_with_ib(ring->adev, NULL, NULL,
851 ib_size_dw * 4, AMDGPU_IB_POOL_DIRECT,
852 &job);
853 if (r)
854 return r;
855
856 ib = &job->ibs[0];
857 addr = AMDGPU_GPU_PAGE_ALIGN(ib_msg->gpu_addr);
858
859 ib->length_dw = 0;
860
861 if (sq)
862 ib_checksum = amdgpu_vcn_unified_ring_ib_header(ib, 0x11, true);
863
864 ib->ptr[ib->length_dw++] = 0x00000018;
865 ib->ptr[ib->length_dw++] = 0x00000001; /* session info */
866 ib->ptr[ib->length_dw++] = handle;
867 ib->ptr[ib->length_dw++] = upper_32_bits(addr);
868 ib->ptr[ib->length_dw++] = addr;
869 ib->ptr[ib->length_dw++] = 0x0000000b;
870
871 ib->ptr[ib->length_dw++] = 0x00000014;
872 ib->ptr[ib->length_dw++] = 0x00000002; /* task info */
873 ib->ptr[ib->length_dw++] = 0x0000001c;
874 ib->ptr[ib->length_dw++] = 0x00000000;
875 ib->ptr[ib->length_dw++] = 0x00000000;
876
877 ib->ptr[ib->length_dw++] = 0x00000008;
878 ib->ptr[ib->length_dw++] = 0x08000001; /* op initialize */
879
880 for (i = ib->length_dw; i < ib_size_dw; ++i)
881 ib->ptr[i] = 0x0;
882
883 if (sq)
884 amdgpu_vcn_unified_ring_ib_checksum(&ib_checksum, 0x11);
885
886 r = amdgpu_job_submit_direct(job, ring, &f);
887 if (r)
888 goto err;
889
890 if (fence)
891 *fence = dma_fence_get(f);
892 dma_fence_put(f);
893
894 return 0;
895
896err:
897 amdgpu_job_free(job);
898 return r;
899}
900
901static int amdgpu_vcn_enc_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,
902 struct amdgpu_ib *ib_msg,
903 struct dma_fence **fence)
904{
905 unsigned int ib_size_dw = 16;
906 struct amdgpu_job *job;
907 struct amdgpu_ib *ib;
908 struct dma_fence *f = NULL;
909 uint32_t *ib_checksum = NULL;
910 uint64_t addr;
911 bool sq = amdgpu_vcn_using_unified_queue(ring);
912 int i, r;
913
914 if (sq)
915 ib_size_dw += 8;
916
917 r = amdgpu_job_alloc_with_ib(ring->adev, NULL, NULL,
918 ib_size_dw * 4, AMDGPU_IB_POOL_DIRECT,
919 &job);
920 if (r)
921 return r;
922
923 ib = &job->ibs[0];
924 addr = AMDGPU_GPU_PAGE_ALIGN(ib_msg->gpu_addr);
925
926 ib->length_dw = 0;
927
928 if (sq)
929 ib_checksum = amdgpu_vcn_unified_ring_ib_header(ib, 0x11, true);
930
931 ib->ptr[ib->length_dw++] = 0x00000018;
932 ib->ptr[ib->length_dw++] = 0x00000001;
933 ib->ptr[ib->length_dw++] = handle;
934 ib->ptr[ib->length_dw++] = upper_32_bits(addr);
935 ib->ptr[ib->length_dw++] = addr;
936 ib->ptr[ib->length_dw++] = 0x0000000b;
937
938 ib->ptr[ib->length_dw++] = 0x00000014;
939 ib->ptr[ib->length_dw++] = 0x00000002;
940 ib->ptr[ib->length_dw++] = 0x0000001c;
941 ib->ptr[ib->length_dw++] = 0x00000000;
942 ib->ptr[ib->length_dw++] = 0x00000000;
943
944 ib->ptr[ib->length_dw++] = 0x00000008;
945 ib->ptr[ib->length_dw++] = 0x08000002; /* op close session */
946
947 for (i = ib->length_dw; i < ib_size_dw; ++i)
948 ib->ptr[i] = 0x0;
949
950 if (sq)
951 amdgpu_vcn_unified_ring_ib_checksum(&ib_checksum, 0x11);
952
953 r = amdgpu_job_submit_direct(job, ring, &f);
954 if (r)
955 goto err;
956
957 if (fence)
958 *fence = dma_fence_get(f);
959 dma_fence_put(f);
960
961 return 0;
962
963err:
964 amdgpu_job_free(job);
965 return r;
966}
967
968int amdgpu_vcn_enc_ring_test_ib(struct amdgpu_ring *ring, long timeout)
969{
970 struct amdgpu_device *adev = ring->adev;
971 struct dma_fence *fence = NULL;
972 struct amdgpu_ib ib;
973 long r;
974
975 memset(&ib, 0, sizeof(ib));
976 r = amdgpu_ib_get(adev, NULL, (128 << 10) + AMDGPU_GPU_PAGE_SIZE,
977 AMDGPU_IB_POOL_DIRECT,
978 &ib);
979 if (r)
980 return r;
981
982 r = amdgpu_vcn_enc_get_create_msg(ring, 1, &ib, NULL);
983 if (r)
984 goto error;
985
986 r = amdgpu_vcn_enc_get_destroy_msg(ring, 1, &ib, &fence);
987 if (r)
988 goto error;
989
990 r = dma_fence_wait_timeout(fence, false, timeout);
991 if (r == 0)
992 r = -ETIMEDOUT;
993 else if (r > 0)
994 r = 0;
995
996error:
997 amdgpu_ib_free(adev, &ib, fence);
998 dma_fence_put(fence);
999
1000 return r;
1001}
1002
1003int amdgpu_vcn_unified_ring_test_ib(struct amdgpu_ring *ring, long timeout)
1004{
1005 struct amdgpu_device *adev = ring->adev;
1006 long r;
1007
1008 if (amdgpu_ip_version(adev, UVD_HWIP, 0) != IP_VERSION(4, 0, 3)) {
1009 r = amdgpu_vcn_enc_ring_test_ib(ring, timeout);
1010 if (r)
1011 goto error;
1012 }
1013
1014 r = amdgpu_vcn_dec_sw_ring_test_ib(ring, timeout);
1015
1016error:
1017 return r;
1018}
1019
1020enum amdgpu_ring_priority_level amdgpu_vcn_get_enc_ring_prio(int ring)
1021{
1022 switch (ring) {
1023 case 0:
1024 return AMDGPU_RING_PRIO_0;
1025 case 1:
1026 return AMDGPU_RING_PRIO_1;
1027 case 2:
1028 return AMDGPU_RING_PRIO_2;
1029 default:
1030 return AMDGPU_RING_PRIO_0;
1031 }
1032}
1033
1034void amdgpu_vcn_setup_ucode(struct amdgpu_device *adev)
1035{
1036 int i;
1037 unsigned int idx;
1038
1039 if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
1040 const struct common_firmware_header *hdr;
1041
1042 hdr = (const struct common_firmware_header *)adev->vcn.fw->data;
1043
1044 for (i = 0; i < adev->vcn.num_vcn_inst; i++) {
1045 if (adev->vcn.harvest_config & (1 << i))
1046 continue;
1047 /* currently only support 2 FW instances */
1048 if (i >= 2) {
1049 dev_info(adev->dev, "More then 2 VCN FW instances!\n");
1050 break;
1051 }
1052 idx = AMDGPU_UCODE_ID_VCN + i;
1053 adev->firmware.ucode[idx].ucode_id = idx;
1054 adev->firmware.ucode[idx].fw = adev->vcn.fw;
1055 adev->firmware.fw_size +=
1056 ALIGN(le32_to_cpu(hdr->ucode_size_bytes), PAGE_SIZE);
1057
1058 if (amdgpu_ip_version(adev, UVD_HWIP, 0) ==
1059 IP_VERSION(4, 0, 3))
1060 break;
1061 }
1062 dev_info(adev->dev, "Will use PSP to load VCN firmware\n");
1063 }
1064}
1065
1066/*
1067 * debugfs for mapping vcn firmware log buffer.
1068 */
1069#if defined(CONFIG_DEBUG_FS)
1070static ssize_t amdgpu_debugfs_vcn_fwlog_read(struct file *f, char __user *buf,
1071 size_t size, loff_t *pos)
1072{
1073 struct amdgpu_vcn_inst *vcn;
1074 void *log_buf;
1075 volatile struct amdgpu_vcn_fwlog *plog;
1076 unsigned int read_pos, write_pos, available, i, read_bytes = 0;
1077 unsigned int read_num[2] = {0};
1078
1079 vcn = file_inode(f)->i_private;
1080 if (!vcn)
1081 return -ENODEV;
1082
1083 if (!vcn->fw_shared.cpu_addr || !amdgpu_vcnfw_log)
1084 return -EFAULT;
1085
1086 log_buf = vcn->fw_shared.cpu_addr + vcn->fw_shared.mem_size;
1087
1088 plog = (volatile struct amdgpu_vcn_fwlog *)log_buf;
1089 read_pos = plog->rptr;
1090 write_pos = plog->wptr;
1091
1092 if (read_pos > AMDGPU_VCNFW_LOG_SIZE || write_pos > AMDGPU_VCNFW_LOG_SIZE)
1093 return -EFAULT;
1094
1095 if (!size || (read_pos == write_pos))
1096 return 0;
1097
1098 if (write_pos > read_pos) {
1099 available = write_pos - read_pos;
1100 read_num[0] = min_t(size_t, size, available);
1101 } else {
1102 read_num[0] = AMDGPU_VCNFW_LOG_SIZE - read_pos;
1103 available = read_num[0] + write_pos - plog->header_size;
1104 if (size > available)
1105 read_num[1] = write_pos - plog->header_size;
1106 else if (size > read_num[0])
1107 read_num[1] = size - read_num[0];
1108 else
1109 read_num[0] = size;
1110 }
1111
1112 for (i = 0; i < 2; i++) {
1113 if (read_num[i]) {
1114 if (read_pos == AMDGPU_VCNFW_LOG_SIZE)
1115 read_pos = plog->header_size;
1116 if (read_num[i] == copy_to_user((buf + read_bytes),
1117 (log_buf + read_pos), read_num[i]))
1118 return -EFAULT;
1119
1120 read_bytes += read_num[i];
1121 read_pos += read_num[i];
1122 }
1123 }
1124
1125 plog->rptr = read_pos;
1126 *pos += read_bytes;
1127 return read_bytes;
1128}
1129
1130static const struct file_operations amdgpu_debugfs_vcnfwlog_fops = {
1131 .owner = THIS_MODULE,
1132 .read = amdgpu_debugfs_vcn_fwlog_read,
1133 .llseek = default_llseek
1134};
1135#endif
1136
1137void amdgpu_debugfs_vcn_fwlog_init(struct amdgpu_device *adev, uint8_t i,
1138 struct amdgpu_vcn_inst *vcn)
1139{
1140#if defined(CONFIG_DEBUG_FS)
1141 struct drm_minor *minor = adev_to_drm(adev)->primary;
1142 struct dentry *root = minor->debugfs_root;
1143 char name[32];
1144
1145 sprintf(name, "amdgpu_vcn_%d_fwlog", i);
1146 debugfs_create_file_size(name, S_IFREG | 0444, root, vcn,
1147 &amdgpu_debugfs_vcnfwlog_fops,
1148 AMDGPU_VCNFW_LOG_SIZE);
1149#endif
1150}
1151
1152void amdgpu_vcn_fwlog_init(struct amdgpu_vcn_inst *vcn)
1153{
1154#if defined(CONFIG_DEBUG_FS)
1155 volatile uint32_t *flag = vcn->fw_shared.cpu_addr;
1156 void *fw_log_cpu_addr = vcn->fw_shared.cpu_addr + vcn->fw_shared.mem_size;
1157 uint64_t fw_log_gpu_addr = vcn->fw_shared.gpu_addr + vcn->fw_shared.mem_size;
1158 volatile struct amdgpu_vcn_fwlog *log_buf = fw_log_cpu_addr;
1159 volatile struct amdgpu_fw_shared_fw_logging *fw_log = vcn->fw_shared.cpu_addr
1160 + vcn->fw_shared.log_offset;
1161 *flag |= cpu_to_le32(AMDGPU_VCN_FW_LOGGING_FLAG);
1162 fw_log->is_enabled = 1;
1163 fw_log->addr_lo = cpu_to_le32(fw_log_gpu_addr & 0xFFFFFFFF);
1164 fw_log->addr_hi = cpu_to_le32(fw_log_gpu_addr >> 32);
1165 fw_log->size = cpu_to_le32(AMDGPU_VCNFW_LOG_SIZE);
1166
1167 log_buf->header_size = sizeof(struct amdgpu_vcn_fwlog);
1168 log_buf->buffer_size = AMDGPU_VCNFW_LOG_SIZE;
1169 log_buf->rptr = log_buf->header_size;
1170 log_buf->wptr = log_buf->header_size;
1171 log_buf->wrapped = 0;
1172#endif
1173}
1174
1175int amdgpu_vcn_process_poison_irq(struct amdgpu_device *adev,
1176 struct amdgpu_irq_src *source,
1177 struct amdgpu_iv_entry *entry)
1178{
1179 struct ras_common_if *ras_if = adev->vcn.ras_if;
1180 struct ras_dispatch_if ih_data = {
1181 .entry = entry,
1182 };
1183
1184 if (!ras_if)
1185 return 0;
1186
1187 if (!amdgpu_sriov_vf(adev)) {
1188 ih_data.head = *ras_if;
1189 amdgpu_ras_interrupt_dispatch(adev, &ih_data);
1190 } else {
1191 if (adev->virt.ops && adev->virt.ops->ras_poison_handler)
1192 adev->virt.ops->ras_poison_handler(adev);
1193 else
1194 dev_warn(adev->dev,
1195 "No ras_poison_handler interface in SRIOV for VCN!\n");
1196 }
1197
1198 return 0;
1199}
1200
1201int amdgpu_vcn_ras_late_init(struct amdgpu_device *adev, struct ras_common_if *ras_block)
1202{
1203 int r, i;
1204
1205 r = amdgpu_ras_block_late_init(adev, ras_block);
1206 if (r)
1207 return r;
1208
1209 if (amdgpu_ras_is_supported(adev, ras_block->block)) {
1210 for (i = 0; i < adev->vcn.num_vcn_inst; i++) {
1211 if (adev->vcn.harvest_config & (1 << i) ||
1212 !adev->vcn.inst[i].ras_poison_irq.funcs)
1213 continue;
1214
1215 r = amdgpu_irq_get(adev, &adev->vcn.inst[i].ras_poison_irq, 0);
1216 if (r)
1217 goto late_fini;
1218 }
1219 }
1220 return 0;
1221
1222late_fini:
1223 amdgpu_ras_block_late_fini(adev, ras_block);
1224 return r;
1225}
1226
1227int amdgpu_vcn_ras_sw_init(struct amdgpu_device *adev)
1228{
1229 int err;
1230 struct amdgpu_vcn_ras *ras;
1231
1232 if (!adev->vcn.ras)
1233 return 0;
1234
1235 ras = adev->vcn.ras;
1236 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block);
1237 if (err) {
1238 dev_err(adev->dev, "Failed to register vcn ras block!\n");
1239 return err;
1240 }
1241
1242 strcpy(ras->ras_block.ras_comm.name, "vcn");
1243 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__VCN;
1244 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__POISON;
1245 adev->vcn.ras_if = &ras->ras_block.ras_comm;
1246
1247 if (!ras->ras_block.ras_late_init)
1248 ras->ras_block.ras_late_init = amdgpu_vcn_ras_late_init;
1249
1250 return 0;
1251}
1252
1253int amdgpu_vcn_psp_update_sram(struct amdgpu_device *adev, int inst_idx,
1254 enum AMDGPU_UCODE_ID ucode_id)
1255{
1256 struct amdgpu_firmware_info ucode = {
1257 .ucode_id = (ucode_id ? ucode_id :
1258 (inst_idx ? AMDGPU_UCODE_ID_VCN1_RAM :
1259 AMDGPU_UCODE_ID_VCN0_RAM)),
1260 .mc_addr = adev->vcn.inst[inst_idx].dpg_sram_gpu_addr,
1261 .ucode_size = ((uintptr_t)adev->vcn.inst[inst_idx].dpg_sram_curr_addr -
1262 (uintptr_t)adev->vcn.inst[inst_idx].dpg_sram_cpu_addr),
1263 };
1264
1265 return psp_execute_ip_fw_load(&adev->psp, &ucode);
1266}
1/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 * All Rights Reserved.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sub license, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
12 *
13 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
14 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
16 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
17 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
18 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
19 * USE OR OTHER DEALINGS IN THE SOFTWARE.
20 *
21 * The above copyright notice and this permission notice (including the
22 * next paragraph) shall be included in all copies or substantial portions
23 * of the Software.
24 *
25 */
26
27#include <linux/firmware.h>
28#include <linux/module.h>
29#include <linux/pci.h>
30#include <drm/drm_drv.h>
31
32#include "amdgpu.h"
33#include "amdgpu_pm.h"
34#include "amdgpu_vcn.h"
35#include "soc15d.h"
36
37/* Firmware Names */
38#define FIRMWARE_RAVEN "amdgpu/raven_vcn.bin"
39#define FIRMWARE_PICASSO "amdgpu/picasso_vcn.bin"
40#define FIRMWARE_RAVEN2 "amdgpu/raven2_vcn.bin"
41#define FIRMWARE_ARCTURUS "amdgpu/arcturus_vcn.bin"
42#define FIRMWARE_RENOIR "amdgpu/renoir_vcn.bin"
43#define FIRMWARE_GREEN_SARDINE "amdgpu/green_sardine_vcn.bin"
44#define FIRMWARE_NAVI10 "amdgpu/navi10_vcn.bin"
45#define FIRMWARE_NAVI14 "amdgpu/navi14_vcn.bin"
46#define FIRMWARE_NAVI12 "amdgpu/navi12_vcn.bin"
47#define FIRMWARE_SIENNA_CICHLID "amdgpu/sienna_cichlid_vcn.bin"
48#define FIRMWARE_NAVY_FLOUNDER "amdgpu/navy_flounder_vcn.bin"
49#define FIRMWARE_VANGOGH "amdgpu/vangogh_vcn.bin"
50#define FIRMWARE_DIMGREY_CAVEFISH "amdgpu/dimgrey_cavefish_vcn.bin"
51#define FIRMWARE_ALDEBARAN "amdgpu/aldebaran_vcn.bin"
52#define FIRMWARE_BEIGE_GOBY "amdgpu/beige_goby_vcn.bin"
53#define FIRMWARE_YELLOW_CARP "amdgpu/yellow_carp_vcn.bin"
54
55MODULE_FIRMWARE(FIRMWARE_RAVEN);
56MODULE_FIRMWARE(FIRMWARE_PICASSO);
57MODULE_FIRMWARE(FIRMWARE_RAVEN2);
58MODULE_FIRMWARE(FIRMWARE_ARCTURUS);
59MODULE_FIRMWARE(FIRMWARE_RENOIR);
60MODULE_FIRMWARE(FIRMWARE_GREEN_SARDINE);
61MODULE_FIRMWARE(FIRMWARE_ALDEBARAN);
62MODULE_FIRMWARE(FIRMWARE_NAVI10);
63MODULE_FIRMWARE(FIRMWARE_NAVI14);
64MODULE_FIRMWARE(FIRMWARE_NAVI12);
65MODULE_FIRMWARE(FIRMWARE_SIENNA_CICHLID);
66MODULE_FIRMWARE(FIRMWARE_NAVY_FLOUNDER);
67MODULE_FIRMWARE(FIRMWARE_VANGOGH);
68MODULE_FIRMWARE(FIRMWARE_DIMGREY_CAVEFISH);
69MODULE_FIRMWARE(FIRMWARE_BEIGE_GOBY);
70MODULE_FIRMWARE(FIRMWARE_YELLOW_CARP);
71
72static void amdgpu_vcn_idle_work_handler(struct work_struct *work);
73
74int amdgpu_vcn_sw_init(struct amdgpu_device *adev)
75{
76 unsigned long bo_size;
77 const char *fw_name;
78 const struct common_firmware_header *hdr;
79 unsigned char fw_check;
80 int i, r;
81
82 INIT_DELAYED_WORK(&adev->vcn.idle_work, amdgpu_vcn_idle_work_handler);
83 mutex_init(&adev->vcn.vcn_pg_lock);
84 mutex_init(&adev->vcn.vcn1_jpeg1_workaround);
85 atomic_set(&adev->vcn.total_submission_cnt, 0);
86 for (i = 0; i < adev->vcn.num_vcn_inst; i++)
87 atomic_set(&adev->vcn.inst[i].dpg_enc_submission_cnt, 0);
88
89 switch (adev->asic_type) {
90 case CHIP_RAVEN:
91 if (adev->apu_flags & AMD_APU_IS_RAVEN2)
92 fw_name = FIRMWARE_RAVEN2;
93 else if (adev->apu_flags & AMD_APU_IS_PICASSO)
94 fw_name = FIRMWARE_PICASSO;
95 else
96 fw_name = FIRMWARE_RAVEN;
97 break;
98 case CHIP_ARCTURUS:
99 fw_name = FIRMWARE_ARCTURUS;
100 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
101 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
102 adev->vcn.indirect_sram = true;
103 break;
104 case CHIP_RENOIR:
105 if (adev->apu_flags & AMD_APU_IS_RENOIR)
106 fw_name = FIRMWARE_RENOIR;
107 else
108 fw_name = FIRMWARE_GREEN_SARDINE;
109
110 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
111 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
112 adev->vcn.indirect_sram = true;
113 break;
114 case CHIP_ALDEBARAN:
115 fw_name = FIRMWARE_ALDEBARAN;
116 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
117 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
118 adev->vcn.indirect_sram = true;
119 break;
120 case CHIP_NAVI10:
121 fw_name = FIRMWARE_NAVI10;
122 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
123 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
124 adev->vcn.indirect_sram = true;
125 break;
126 case CHIP_NAVI14:
127 fw_name = FIRMWARE_NAVI14;
128 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
129 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
130 adev->vcn.indirect_sram = true;
131 break;
132 case CHIP_NAVI12:
133 fw_name = FIRMWARE_NAVI12;
134 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
135 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
136 adev->vcn.indirect_sram = true;
137 break;
138 case CHIP_SIENNA_CICHLID:
139 fw_name = FIRMWARE_SIENNA_CICHLID;
140 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
141 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
142 adev->vcn.indirect_sram = true;
143 break;
144 case CHIP_NAVY_FLOUNDER:
145 fw_name = FIRMWARE_NAVY_FLOUNDER;
146 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
147 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
148 adev->vcn.indirect_sram = true;
149 break;
150 case CHIP_VANGOGH:
151 fw_name = FIRMWARE_VANGOGH;
152 break;
153 case CHIP_DIMGREY_CAVEFISH:
154 fw_name = FIRMWARE_DIMGREY_CAVEFISH;
155 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
156 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
157 adev->vcn.indirect_sram = true;
158 break;
159 case CHIP_BEIGE_GOBY:
160 fw_name = FIRMWARE_BEIGE_GOBY;
161 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
162 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
163 adev->vcn.indirect_sram = true;
164 break;
165 case CHIP_YELLOW_CARP:
166 fw_name = FIRMWARE_YELLOW_CARP;
167 if ((adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) &&
168 (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG))
169 adev->vcn.indirect_sram = true;
170 break;
171 default:
172 return -EINVAL;
173 }
174
175 r = request_firmware(&adev->vcn.fw, fw_name, adev->dev);
176 if (r) {
177 dev_err(adev->dev, "amdgpu_vcn: Can't load firmware \"%s\"\n",
178 fw_name);
179 return r;
180 }
181
182 r = amdgpu_ucode_validate(adev->vcn.fw);
183 if (r) {
184 dev_err(adev->dev, "amdgpu_vcn: Can't validate firmware \"%s\"\n",
185 fw_name);
186 release_firmware(adev->vcn.fw);
187 adev->vcn.fw = NULL;
188 return r;
189 }
190
191 hdr = (const struct common_firmware_header *)adev->vcn.fw->data;
192 adev->vcn.fw_version = le32_to_cpu(hdr->ucode_version);
193
194 /* Bit 20-23, it is encode major and non-zero for new naming convention.
195 * This field is part of version minor and DRM_DISABLED_FLAG in old naming
196 * convention. Since the l:wq!atest version minor is 0x5B and DRM_DISABLED_FLAG
197 * is zero in old naming convention, this field is always zero so far.
198 * These four bits are used to tell which naming convention is present.
199 */
200 fw_check = (le32_to_cpu(hdr->ucode_version) >> 20) & 0xf;
201 if (fw_check) {
202 unsigned int dec_ver, enc_major, enc_minor, vep, fw_rev;
203
204 fw_rev = le32_to_cpu(hdr->ucode_version) & 0xfff;
205 enc_minor = (le32_to_cpu(hdr->ucode_version) >> 12) & 0xff;
206 enc_major = fw_check;
207 dec_ver = (le32_to_cpu(hdr->ucode_version) >> 24) & 0xf;
208 vep = (le32_to_cpu(hdr->ucode_version) >> 28) & 0xf;
209 DRM_INFO("Found VCN firmware Version ENC: %u.%u DEC: %u VEP: %u Revision: %u\n",
210 enc_major, enc_minor, dec_ver, vep, fw_rev);
211 } else {
212 unsigned int version_major, version_minor, family_id;
213
214 family_id = le32_to_cpu(hdr->ucode_version) & 0xff;
215 version_major = (le32_to_cpu(hdr->ucode_version) >> 24) & 0xff;
216 version_minor = (le32_to_cpu(hdr->ucode_version) >> 8) & 0xff;
217 DRM_INFO("Found VCN firmware Version: %u.%u Family ID: %u\n",
218 version_major, version_minor, family_id);
219 }
220
221 bo_size = AMDGPU_VCN_STACK_SIZE + AMDGPU_VCN_CONTEXT_SIZE;
222 if (adev->firmware.load_type != AMDGPU_FW_LOAD_PSP)
223 bo_size += AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8);
224 bo_size += AMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_fw_shared));
225
226 for (i = 0; i < adev->vcn.num_vcn_inst; i++) {
227 if (adev->vcn.harvest_config & (1 << i))
228 continue;
229
230 r = amdgpu_bo_create_kernel(adev, bo_size, PAGE_SIZE,
231 AMDGPU_GEM_DOMAIN_VRAM, &adev->vcn.inst[i].vcpu_bo,
232 &adev->vcn.inst[i].gpu_addr, &adev->vcn.inst[i].cpu_addr);
233 if (r) {
234 dev_err(adev->dev, "(%d) failed to allocate vcn bo\n", r);
235 return r;
236 }
237
238 adev->vcn.inst[i].fw_shared_cpu_addr = adev->vcn.inst[i].cpu_addr +
239 bo_size - AMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_fw_shared));
240 adev->vcn.inst[i].fw_shared_gpu_addr = adev->vcn.inst[i].gpu_addr +
241 bo_size - AMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_fw_shared));
242
243 if (adev->vcn.indirect_sram) {
244 r = amdgpu_bo_create_kernel(adev, 64 * 2 * 4, PAGE_SIZE,
245 AMDGPU_GEM_DOMAIN_VRAM, &adev->vcn.inst[i].dpg_sram_bo,
246 &adev->vcn.inst[i].dpg_sram_gpu_addr, &adev->vcn.inst[i].dpg_sram_cpu_addr);
247 if (r) {
248 dev_err(adev->dev, "VCN %d (%d) failed to allocate DPG bo\n", i, r);
249 return r;
250 }
251 }
252 }
253
254 return 0;
255}
256
257int amdgpu_vcn_sw_fini(struct amdgpu_device *adev)
258{
259 int i, j;
260
261 cancel_delayed_work_sync(&adev->vcn.idle_work);
262
263 for (j = 0; j < adev->vcn.num_vcn_inst; ++j) {
264 if (adev->vcn.harvest_config & (1 << j))
265 continue;
266
267 if (adev->vcn.indirect_sram) {
268 amdgpu_bo_free_kernel(&adev->vcn.inst[j].dpg_sram_bo,
269 &adev->vcn.inst[j].dpg_sram_gpu_addr,
270 (void **)&adev->vcn.inst[j].dpg_sram_cpu_addr);
271 }
272 kvfree(adev->vcn.inst[j].saved_bo);
273
274 amdgpu_bo_free_kernel(&adev->vcn.inst[j].vcpu_bo,
275 &adev->vcn.inst[j].gpu_addr,
276 (void **)&adev->vcn.inst[j].cpu_addr);
277
278 amdgpu_ring_fini(&adev->vcn.inst[j].ring_dec);
279
280 for (i = 0; i < adev->vcn.num_enc_rings; ++i)
281 amdgpu_ring_fini(&adev->vcn.inst[j].ring_enc[i]);
282 }
283
284 release_firmware(adev->vcn.fw);
285 mutex_destroy(&adev->vcn.vcn1_jpeg1_workaround);
286 mutex_destroy(&adev->vcn.vcn_pg_lock);
287
288 return 0;
289}
290
291bool amdgpu_vcn_is_disabled_vcn(struct amdgpu_device *adev, enum vcn_ring_type type, uint32_t vcn_instance)
292{
293 bool ret = false;
294
295 int major;
296 int minor;
297 int revision;
298
299 /* if cannot find IP data, then this VCN does not exist */
300 if (amdgpu_discovery_get_vcn_version(adev, vcn_instance, &major, &minor, &revision) != 0)
301 return true;
302
303 if ((type == VCN_ENCODE_RING) && (revision & VCN_BLOCK_ENCODE_DISABLE_MASK)) {
304 ret = true;
305 } else if ((type == VCN_DECODE_RING) && (revision & VCN_BLOCK_DECODE_DISABLE_MASK)) {
306 ret = true;
307 } else if ((type == VCN_UNIFIED_RING) && (revision & VCN_BLOCK_QUEUE_DISABLE_MASK)) {
308 ret = true;
309 }
310
311 return ret;
312}
313
314int amdgpu_vcn_suspend(struct amdgpu_device *adev)
315{
316 unsigned size;
317 void *ptr;
318 int i, idx;
319
320 cancel_delayed_work_sync(&adev->vcn.idle_work);
321
322 for (i = 0; i < adev->vcn.num_vcn_inst; ++i) {
323 if (adev->vcn.harvest_config & (1 << i))
324 continue;
325 if (adev->vcn.inst[i].vcpu_bo == NULL)
326 return 0;
327
328 size = amdgpu_bo_size(adev->vcn.inst[i].vcpu_bo);
329 ptr = adev->vcn.inst[i].cpu_addr;
330
331 adev->vcn.inst[i].saved_bo = kvmalloc(size, GFP_KERNEL);
332 if (!adev->vcn.inst[i].saved_bo)
333 return -ENOMEM;
334
335 if (drm_dev_enter(&adev->ddev, &idx)) {
336 memcpy_fromio(adev->vcn.inst[i].saved_bo, ptr, size);
337 drm_dev_exit(idx);
338 }
339 }
340 return 0;
341}
342
343int amdgpu_vcn_resume(struct amdgpu_device *adev)
344{
345 unsigned size;
346 void *ptr;
347 int i, idx;
348
349 for (i = 0; i < adev->vcn.num_vcn_inst; ++i) {
350 if (adev->vcn.harvest_config & (1 << i))
351 continue;
352 if (adev->vcn.inst[i].vcpu_bo == NULL)
353 return -EINVAL;
354
355 size = amdgpu_bo_size(adev->vcn.inst[i].vcpu_bo);
356 ptr = adev->vcn.inst[i].cpu_addr;
357
358 if (adev->vcn.inst[i].saved_bo != NULL) {
359 if (drm_dev_enter(&adev->ddev, &idx)) {
360 memcpy_toio(ptr, adev->vcn.inst[i].saved_bo, size);
361 drm_dev_exit(idx);
362 }
363 kvfree(adev->vcn.inst[i].saved_bo);
364 adev->vcn.inst[i].saved_bo = NULL;
365 } else {
366 const struct common_firmware_header *hdr;
367 unsigned offset;
368
369 hdr = (const struct common_firmware_header *)adev->vcn.fw->data;
370 if (adev->firmware.load_type != AMDGPU_FW_LOAD_PSP) {
371 offset = le32_to_cpu(hdr->ucode_array_offset_bytes);
372 if (drm_dev_enter(&adev->ddev, &idx)) {
373 memcpy_toio(adev->vcn.inst[i].cpu_addr, adev->vcn.fw->data + offset,
374 le32_to_cpu(hdr->ucode_size_bytes));
375 drm_dev_exit(idx);
376 }
377 size -= le32_to_cpu(hdr->ucode_size_bytes);
378 ptr += le32_to_cpu(hdr->ucode_size_bytes);
379 }
380 memset_io(ptr, 0, size);
381 }
382 }
383 return 0;
384}
385
386static void amdgpu_vcn_idle_work_handler(struct work_struct *work)
387{
388 struct amdgpu_device *adev =
389 container_of(work, struct amdgpu_device, vcn.idle_work.work);
390 unsigned int fences = 0, fence[AMDGPU_MAX_VCN_INSTANCES] = {0};
391 unsigned int i, j;
392 int r = 0;
393
394 for (j = 0; j < adev->vcn.num_vcn_inst; ++j) {
395 if (adev->vcn.harvest_config & (1 << j))
396 continue;
397
398 for (i = 0; i < adev->vcn.num_enc_rings; ++i) {
399 fence[j] += amdgpu_fence_count_emitted(&adev->vcn.inst[j].ring_enc[i]);
400 }
401
402 if (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {
403 struct dpg_pause_state new_state;
404
405 if (fence[j] ||
406 unlikely(atomic_read(&adev->vcn.inst[j].dpg_enc_submission_cnt)))
407 new_state.fw_based = VCN_DPG_STATE__PAUSE;
408 else
409 new_state.fw_based = VCN_DPG_STATE__UNPAUSE;
410
411 adev->vcn.pause_dpg_mode(adev, j, &new_state);
412 }
413
414 fence[j] += amdgpu_fence_count_emitted(&adev->vcn.inst[j].ring_dec);
415 fences += fence[j];
416 }
417
418 if (!fences && !atomic_read(&adev->vcn.total_submission_cnt)) {
419 amdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,
420 AMD_PG_STATE_GATE);
421 r = amdgpu_dpm_switch_power_profile(adev, PP_SMC_POWER_PROFILE_VIDEO,
422 false);
423 if (r)
424 dev_warn(adev->dev, "(%d) failed to disable video power profile mode\n", r);
425 } else {
426 schedule_delayed_work(&adev->vcn.idle_work, VCN_IDLE_TIMEOUT);
427 }
428}
429
430void amdgpu_vcn_ring_begin_use(struct amdgpu_ring *ring)
431{
432 struct amdgpu_device *adev = ring->adev;
433 int r = 0;
434
435 atomic_inc(&adev->vcn.total_submission_cnt);
436
437 if (!cancel_delayed_work_sync(&adev->vcn.idle_work)) {
438 r = amdgpu_dpm_switch_power_profile(adev, PP_SMC_POWER_PROFILE_VIDEO,
439 true);
440 if (r)
441 dev_warn(adev->dev, "(%d) failed to switch to video power profile mode\n", r);
442 }
443
444 mutex_lock(&adev->vcn.vcn_pg_lock);
445 amdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_VCN,
446 AMD_PG_STATE_UNGATE);
447
448 if (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {
449 struct dpg_pause_state new_state;
450
451 if (ring->funcs->type == AMDGPU_RING_TYPE_VCN_ENC) {
452 atomic_inc(&adev->vcn.inst[ring->me].dpg_enc_submission_cnt);
453 new_state.fw_based = VCN_DPG_STATE__PAUSE;
454 } else {
455 unsigned int fences = 0;
456 unsigned int i;
457
458 for (i = 0; i < adev->vcn.num_enc_rings; ++i)
459 fences += amdgpu_fence_count_emitted(&adev->vcn.inst[ring->me].ring_enc[i]);
460
461 if (fences || atomic_read(&adev->vcn.inst[ring->me].dpg_enc_submission_cnt))
462 new_state.fw_based = VCN_DPG_STATE__PAUSE;
463 else
464 new_state.fw_based = VCN_DPG_STATE__UNPAUSE;
465 }
466
467 adev->vcn.pause_dpg_mode(adev, ring->me, &new_state);
468 }
469 mutex_unlock(&adev->vcn.vcn_pg_lock);
470}
471
472void amdgpu_vcn_ring_end_use(struct amdgpu_ring *ring)
473{
474 if (ring->adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG &&
475 ring->funcs->type == AMDGPU_RING_TYPE_VCN_ENC)
476 atomic_dec(&ring->adev->vcn.inst[ring->me].dpg_enc_submission_cnt);
477
478 atomic_dec(&ring->adev->vcn.total_submission_cnt);
479
480 schedule_delayed_work(&ring->adev->vcn.idle_work, VCN_IDLE_TIMEOUT);
481}
482
483int amdgpu_vcn_dec_ring_test_ring(struct amdgpu_ring *ring)
484{
485 struct amdgpu_device *adev = ring->adev;
486 uint32_t tmp = 0;
487 unsigned i;
488 int r;
489
490 /* VCN in SRIOV does not support direct register read/write */
491 if (amdgpu_sriov_vf(adev))
492 return 0;
493
494 WREG32(adev->vcn.inst[ring->me].external.scratch9, 0xCAFEDEAD);
495 r = amdgpu_ring_alloc(ring, 3);
496 if (r)
497 return r;
498 amdgpu_ring_write(ring, PACKET0(adev->vcn.internal.scratch9, 0));
499 amdgpu_ring_write(ring, 0xDEADBEEF);
500 amdgpu_ring_commit(ring);
501 for (i = 0; i < adev->usec_timeout; i++) {
502 tmp = RREG32(adev->vcn.inst[ring->me].external.scratch9);
503 if (tmp == 0xDEADBEEF)
504 break;
505 udelay(1);
506 }
507
508 if (i >= adev->usec_timeout)
509 r = -ETIMEDOUT;
510
511 return r;
512}
513
514int amdgpu_vcn_dec_sw_ring_test_ring(struct amdgpu_ring *ring)
515{
516 struct amdgpu_device *adev = ring->adev;
517 uint32_t rptr;
518 unsigned int i;
519 int r;
520
521 if (amdgpu_sriov_vf(adev))
522 return 0;
523
524 r = amdgpu_ring_alloc(ring, 16);
525 if (r)
526 return r;
527
528 rptr = amdgpu_ring_get_rptr(ring);
529
530 amdgpu_ring_write(ring, VCN_DEC_SW_CMD_END);
531 amdgpu_ring_commit(ring);
532
533 for (i = 0; i < adev->usec_timeout; i++) {
534 if (amdgpu_ring_get_rptr(ring) != rptr)
535 break;
536 udelay(1);
537 }
538
539 if (i >= adev->usec_timeout)
540 r = -ETIMEDOUT;
541
542 return r;
543}
544
545static int amdgpu_vcn_dec_send_msg(struct amdgpu_ring *ring,
546 struct amdgpu_bo *bo,
547 struct dma_fence **fence)
548{
549 struct amdgpu_device *adev = ring->adev;
550 struct dma_fence *f = NULL;
551 struct amdgpu_job *job;
552 struct amdgpu_ib *ib;
553 uint64_t addr;
554 void *msg = NULL;
555 int i, r;
556
557 r = amdgpu_job_alloc_with_ib(adev, 64,
558 AMDGPU_IB_POOL_DIRECT, &job);
559 if (r)
560 goto err;
561
562 ib = &job->ibs[0];
563 addr = amdgpu_bo_gpu_offset(bo);
564 msg = amdgpu_bo_kptr(bo);
565 ib->ptr[0] = PACKET0(adev->vcn.internal.data0, 0);
566 ib->ptr[1] = addr;
567 ib->ptr[2] = PACKET0(adev->vcn.internal.data1, 0);
568 ib->ptr[3] = addr >> 32;
569 ib->ptr[4] = PACKET0(adev->vcn.internal.cmd, 0);
570 ib->ptr[5] = 0;
571 for (i = 6; i < 16; i += 2) {
572 ib->ptr[i] = PACKET0(adev->vcn.internal.nop, 0);
573 ib->ptr[i+1] = 0;
574 }
575 ib->length_dw = 16;
576
577 r = amdgpu_job_submit_direct(job, ring, &f);
578 if (r)
579 goto err_free;
580
581 amdgpu_bo_fence(bo, f, false);
582 amdgpu_bo_unreserve(bo);
583 amdgpu_bo_free_kernel(&bo, NULL, (void **)&msg);
584
585 if (fence)
586 *fence = dma_fence_get(f);
587 dma_fence_put(f);
588
589 return 0;
590
591err_free:
592 amdgpu_job_free(job);
593
594err:
595 amdgpu_bo_unreserve(bo);
596 amdgpu_bo_free_kernel(&bo, NULL, (void **)&msg);
597 return r;
598}
599
600static int amdgpu_vcn_dec_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,
601 struct amdgpu_bo **bo)
602{
603 struct amdgpu_device *adev = ring->adev;
604 uint32_t *msg;
605 int r, i;
606
607 *bo = NULL;
608 r = amdgpu_bo_create_reserved(adev, 1024, PAGE_SIZE,
609 AMDGPU_GEM_DOMAIN_VRAM,
610 bo, NULL, (void **)&msg);
611 if (r)
612 return r;
613
614 msg[0] = cpu_to_le32(0x00000028);
615 msg[1] = cpu_to_le32(0x00000038);
616 msg[2] = cpu_to_le32(0x00000001);
617 msg[3] = cpu_to_le32(0x00000000);
618 msg[4] = cpu_to_le32(handle);
619 msg[5] = cpu_to_le32(0x00000000);
620 msg[6] = cpu_to_le32(0x00000001);
621 msg[7] = cpu_to_le32(0x00000028);
622 msg[8] = cpu_to_le32(0x00000010);
623 msg[9] = cpu_to_le32(0x00000000);
624 msg[10] = cpu_to_le32(0x00000007);
625 msg[11] = cpu_to_le32(0x00000000);
626 msg[12] = cpu_to_le32(0x00000780);
627 msg[13] = cpu_to_le32(0x00000440);
628 for (i = 14; i < 1024; ++i)
629 msg[i] = cpu_to_le32(0x0);
630
631 return 0;
632}
633
634static int amdgpu_vcn_dec_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,
635 struct amdgpu_bo **bo)
636{
637 struct amdgpu_device *adev = ring->adev;
638 uint32_t *msg;
639 int r, i;
640
641 *bo = NULL;
642 r = amdgpu_bo_create_reserved(adev, 1024, PAGE_SIZE,
643 AMDGPU_GEM_DOMAIN_VRAM,
644 bo, NULL, (void **)&msg);
645 if (r)
646 return r;
647
648 msg[0] = cpu_to_le32(0x00000028);
649 msg[1] = cpu_to_le32(0x00000018);
650 msg[2] = cpu_to_le32(0x00000000);
651 msg[3] = cpu_to_le32(0x00000002);
652 msg[4] = cpu_to_le32(handle);
653 msg[5] = cpu_to_le32(0x00000000);
654 for (i = 6; i < 1024; ++i)
655 msg[i] = cpu_to_le32(0x0);
656
657 return 0;
658}
659
660int amdgpu_vcn_dec_ring_test_ib(struct amdgpu_ring *ring, long timeout)
661{
662 struct dma_fence *fence = NULL;
663 struct amdgpu_bo *bo;
664 long r;
665
666 r = amdgpu_vcn_dec_get_create_msg(ring, 1, &bo);
667 if (r)
668 goto error;
669
670 r = amdgpu_vcn_dec_send_msg(ring, bo, NULL);
671 if (r)
672 goto error;
673 r = amdgpu_vcn_dec_get_destroy_msg(ring, 1, &bo);
674 if (r)
675 goto error;
676
677 r = amdgpu_vcn_dec_send_msg(ring, bo, &fence);
678 if (r)
679 goto error;
680
681 r = dma_fence_wait_timeout(fence, false, timeout);
682 if (r == 0)
683 r = -ETIMEDOUT;
684 else if (r > 0)
685 r = 0;
686
687 dma_fence_put(fence);
688error:
689 return r;
690}
691
692static int amdgpu_vcn_dec_sw_send_msg(struct amdgpu_ring *ring,
693 struct amdgpu_bo *bo,
694 struct dma_fence **fence)
695{
696 struct amdgpu_vcn_decode_buffer *decode_buffer = NULL;
697 const unsigned int ib_size_dw = 64;
698 struct amdgpu_device *adev = ring->adev;
699 struct dma_fence *f = NULL;
700 struct amdgpu_job *job;
701 struct amdgpu_ib *ib;
702 uint64_t addr;
703 int i, r;
704
705 r = amdgpu_job_alloc_with_ib(adev, ib_size_dw * 4,
706 AMDGPU_IB_POOL_DIRECT, &job);
707 if (r)
708 goto err;
709
710 ib = &job->ibs[0];
711 addr = amdgpu_bo_gpu_offset(bo);
712 ib->length_dw = 0;
713
714 ib->ptr[ib->length_dw++] = sizeof(struct amdgpu_vcn_decode_buffer) + 8;
715 ib->ptr[ib->length_dw++] = cpu_to_le32(AMDGPU_VCN_IB_FLAG_DECODE_BUFFER);
716 decode_buffer = (struct amdgpu_vcn_decode_buffer *)&(ib->ptr[ib->length_dw]);
717 ib->length_dw += sizeof(struct amdgpu_vcn_decode_buffer) / 4;
718 memset(decode_buffer, 0, sizeof(struct amdgpu_vcn_decode_buffer));
719
720 decode_buffer->valid_buf_flag |= cpu_to_le32(AMDGPU_VCN_CMD_FLAG_MSG_BUFFER);
721 decode_buffer->msg_buffer_address_hi = cpu_to_le32(addr >> 32);
722 decode_buffer->msg_buffer_address_lo = cpu_to_le32(addr);
723
724 for (i = ib->length_dw; i < ib_size_dw; ++i)
725 ib->ptr[i] = 0x0;
726
727 r = amdgpu_job_submit_direct(job, ring, &f);
728 if (r)
729 goto err_free;
730
731 amdgpu_bo_fence(bo, f, false);
732 amdgpu_bo_unreserve(bo);
733 amdgpu_bo_unref(&bo);
734
735 if (fence)
736 *fence = dma_fence_get(f);
737 dma_fence_put(f);
738
739 return 0;
740
741err_free:
742 amdgpu_job_free(job);
743
744err:
745 amdgpu_bo_unreserve(bo);
746 amdgpu_bo_unref(&bo);
747 return r;
748}
749
750int amdgpu_vcn_dec_sw_ring_test_ib(struct amdgpu_ring *ring, long timeout)
751{
752 struct dma_fence *fence = NULL;
753 struct amdgpu_bo *bo;
754 long r;
755
756 r = amdgpu_vcn_dec_get_create_msg(ring, 1, &bo);
757 if (r)
758 goto error;
759
760 r = amdgpu_vcn_dec_sw_send_msg(ring, bo, NULL);
761 if (r)
762 goto error;
763 r = amdgpu_vcn_dec_get_destroy_msg(ring, 1, &bo);
764 if (r)
765 goto error;
766
767 r = amdgpu_vcn_dec_sw_send_msg(ring, bo, &fence);
768 if (r)
769 goto error;
770
771 r = dma_fence_wait_timeout(fence, false, timeout);
772 if (r == 0)
773 r = -ETIMEDOUT;
774 else if (r > 0)
775 r = 0;
776
777 dma_fence_put(fence);
778error:
779 return r;
780}
781
782int amdgpu_vcn_enc_ring_test_ring(struct amdgpu_ring *ring)
783{
784 struct amdgpu_device *adev = ring->adev;
785 uint32_t rptr;
786 unsigned i;
787 int r;
788
789 if (amdgpu_sriov_vf(adev))
790 return 0;
791
792 r = amdgpu_ring_alloc(ring, 16);
793 if (r)
794 return r;
795
796 rptr = amdgpu_ring_get_rptr(ring);
797
798 amdgpu_ring_write(ring, VCN_ENC_CMD_END);
799 amdgpu_ring_commit(ring);
800
801 for (i = 0; i < adev->usec_timeout; i++) {
802 if (amdgpu_ring_get_rptr(ring) != rptr)
803 break;
804 udelay(1);
805 }
806
807 if (i >= adev->usec_timeout)
808 r = -ETIMEDOUT;
809
810 return r;
811}
812
813static int amdgpu_vcn_enc_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,
814 struct amdgpu_bo *bo,
815 struct dma_fence **fence)
816{
817 const unsigned ib_size_dw = 16;
818 struct amdgpu_job *job;
819 struct amdgpu_ib *ib;
820 struct dma_fence *f = NULL;
821 uint64_t addr;
822 int i, r;
823
824 r = amdgpu_job_alloc_with_ib(ring->adev, ib_size_dw * 4,
825 AMDGPU_IB_POOL_DIRECT, &job);
826 if (r)
827 return r;
828
829 ib = &job->ibs[0];
830 addr = amdgpu_bo_gpu_offset(bo);
831
832 ib->length_dw = 0;
833 ib->ptr[ib->length_dw++] = 0x00000018;
834 ib->ptr[ib->length_dw++] = 0x00000001; /* session info */
835 ib->ptr[ib->length_dw++] = handle;
836 ib->ptr[ib->length_dw++] = upper_32_bits(addr);
837 ib->ptr[ib->length_dw++] = addr;
838 ib->ptr[ib->length_dw++] = 0x0000000b;
839
840 ib->ptr[ib->length_dw++] = 0x00000014;
841 ib->ptr[ib->length_dw++] = 0x00000002; /* task info */
842 ib->ptr[ib->length_dw++] = 0x0000001c;
843 ib->ptr[ib->length_dw++] = 0x00000000;
844 ib->ptr[ib->length_dw++] = 0x00000000;
845
846 ib->ptr[ib->length_dw++] = 0x00000008;
847 ib->ptr[ib->length_dw++] = 0x08000001; /* op initialize */
848
849 for (i = ib->length_dw; i < ib_size_dw; ++i)
850 ib->ptr[i] = 0x0;
851
852 r = amdgpu_job_submit_direct(job, ring, &f);
853 if (r)
854 goto err;
855
856 if (fence)
857 *fence = dma_fence_get(f);
858 dma_fence_put(f);
859
860 return 0;
861
862err:
863 amdgpu_job_free(job);
864 return r;
865}
866
867static int amdgpu_vcn_enc_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,
868 struct amdgpu_bo *bo,
869 struct dma_fence **fence)
870{
871 const unsigned ib_size_dw = 16;
872 struct amdgpu_job *job;
873 struct amdgpu_ib *ib;
874 struct dma_fence *f = NULL;
875 uint64_t addr;
876 int i, r;
877
878 r = amdgpu_job_alloc_with_ib(ring->adev, ib_size_dw * 4,
879 AMDGPU_IB_POOL_DIRECT, &job);
880 if (r)
881 return r;
882
883 ib = &job->ibs[0];
884 addr = amdgpu_bo_gpu_offset(bo);
885
886 ib->length_dw = 0;
887 ib->ptr[ib->length_dw++] = 0x00000018;
888 ib->ptr[ib->length_dw++] = 0x00000001;
889 ib->ptr[ib->length_dw++] = handle;
890 ib->ptr[ib->length_dw++] = upper_32_bits(addr);
891 ib->ptr[ib->length_dw++] = addr;
892 ib->ptr[ib->length_dw++] = 0x0000000b;
893
894 ib->ptr[ib->length_dw++] = 0x00000014;
895 ib->ptr[ib->length_dw++] = 0x00000002;
896 ib->ptr[ib->length_dw++] = 0x0000001c;
897 ib->ptr[ib->length_dw++] = 0x00000000;
898 ib->ptr[ib->length_dw++] = 0x00000000;
899
900 ib->ptr[ib->length_dw++] = 0x00000008;
901 ib->ptr[ib->length_dw++] = 0x08000002; /* op close session */
902
903 for (i = ib->length_dw; i < ib_size_dw; ++i)
904 ib->ptr[i] = 0x0;
905
906 r = amdgpu_job_submit_direct(job, ring, &f);
907 if (r)
908 goto err;
909
910 if (fence)
911 *fence = dma_fence_get(f);
912 dma_fence_put(f);
913
914 return 0;
915
916err:
917 amdgpu_job_free(job);
918 return r;
919}
920
921int amdgpu_vcn_enc_ring_test_ib(struct amdgpu_ring *ring, long timeout)
922{
923 struct dma_fence *fence = NULL;
924 struct amdgpu_bo *bo = NULL;
925 long r;
926
927 r = amdgpu_bo_create_reserved(ring->adev, 128 * 1024, PAGE_SIZE,
928 AMDGPU_GEM_DOMAIN_VRAM,
929 &bo, NULL, NULL);
930 if (r)
931 return r;
932
933 r = amdgpu_vcn_enc_get_create_msg(ring, 1, bo, NULL);
934 if (r)
935 goto error;
936
937 r = amdgpu_vcn_enc_get_destroy_msg(ring, 1, bo, &fence);
938 if (r)
939 goto error;
940
941 r = dma_fence_wait_timeout(fence, false, timeout);
942 if (r == 0)
943 r = -ETIMEDOUT;
944 else if (r > 0)
945 r = 0;
946
947error:
948 dma_fence_put(fence);
949 amdgpu_bo_unreserve(bo);
950 amdgpu_bo_free_kernel(&bo, NULL, NULL);
951
952 return r;
953}