Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Marvell 88SE64xx/88SE94xx pci init
4 *
5 * Copyright 2007 Red Hat, Inc.
6 * Copyright 2008 Marvell. <kewei@marvell.com>
7 * Copyright 2009-2011 Marvell. <yuxiangl@marvell.com>
8*/
9
10
11#include "mv_sas.h"
12
13int interrupt_coalescing = 0x80;
14
15static struct scsi_transport_template *mvs_stt;
16static const struct mvs_chip_info mvs_chips[] = {
17 [chip_6320] = { 1, 2, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
18 [chip_6440] = { 1, 4, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
19 [chip_6485] = { 1, 8, 0x800, 33, 32, 6, 10, &mvs_64xx_dispatch, },
20 [chip_9180] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
21 [chip_9480] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
22 [chip_9445] = { 1, 4, 0x800, 17, 64, 8, 11, &mvs_94xx_dispatch, },
23 [chip_9485] = { 2, 4, 0x800, 17, 64, 8, 11, &mvs_94xx_dispatch, },
24 [chip_1300] = { 1, 4, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
25 [chip_1320] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
26};
27
28static const struct attribute_group *mvst_host_groups[];
29
30#define SOC_SAS_NUM 2
31
32static const struct scsi_host_template mvs_sht = {
33 .module = THIS_MODULE,
34 .name = DRV_NAME,
35 .queuecommand = sas_queuecommand,
36 .dma_need_drain = ata_scsi_dma_need_drain,
37 .target_alloc = sas_target_alloc,
38 .slave_configure = sas_slave_configure,
39 .scan_finished = mvs_scan_finished,
40 .scan_start = mvs_scan_start,
41 .change_queue_depth = sas_change_queue_depth,
42 .bios_param = sas_bios_param,
43 .can_queue = 1,
44 .this_id = -1,
45 .sg_tablesize = SG_ALL,
46 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
47 .eh_device_reset_handler = sas_eh_device_reset_handler,
48 .eh_target_reset_handler = sas_eh_target_reset_handler,
49 .slave_alloc = sas_slave_alloc,
50 .target_destroy = sas_target_destroy,
51 .ioctl = sas_ioctl,
52#ifdef CONFIG_COMPAT
53 .compat_ioctl = sas_ioctl,
54#endif
55 .shost_groups = mvst_host_groups,
56 .track_queue_depth = 1,
57};
58
59static struct sas_domain_function_template mvs_transport_ops = {
60 .lldd_dev_found = mvs_dev_found,
61 .lldd_dev_gone = mvs_dev_gone,
62 .lldd_execute_task = mvs_queue_command,
63 .lldd_control_phy = mvs_phy_control,
64
65 .lldd_abort_task = mvs_abort_task,
66 .lldd_abort_task_set = sas_abort_task_set,
67 .lldd_clear_task_set = sas_clear_task_set,
68 .lldd_I_T_nexus_reset = mvs_I_T_nexus_reset,
69 .lldd_lu_reset = mvs_lu_reset,
70 .lldd_query_task = mvs_query_task,
71 .lldd_port_formed = mvs_port_formed,
72 .lldd_port_deformed = mvs_port_deformed,
73
74 .lldd_write_gpio = mvs_gpio_write,
75
76};
77
78static void mvs_phy_init(struct mvs_info *mvi, int phy_id)
79{
80 struct mvs_phy *phy = &mvi->phy[phy_id];
81 struct asd_sas_phy *sas_phy = &phy->sas_phy;
82
83 phy->mvi = mvi;
84 phy->port = NULL;
85 timer_setup(&phy->timer, NULL, 0);
86 sas_phy->enabled = (phy_id < mvi->chip->n_phy) ? 1 : 0;
87 sas_phy->iproto = SAS_PROTOCOL_ALL;
88 sas_phy->tproto = 0;
89 sas_phy->role = PHY_ROLE_INITIATOR;
90 sas_phy->oob_mode = OOB_NOT_CONNECTED;
91 sas_phy->linkrate = SAS_LINK_RATE_UNKNOWN;
92
93 sas_phy->id = phy_id;
94 sas_phy->sas_addr = &mvi->sas_addr[0];
95 sas_phy->frame_rcvd = &phy->frame_rcvd[0];
96 sas_phy->ha = (struct sas_ha_struct *)mvi->shost->hostdata;
97 sas_phy->lldd_phy = phy;
98}
99
100static void mvs_free(struct mvs_info *mvi)
101{
102 struct mvs_wq *mwq;
103 int slot_nr;
104
105 if (!mvi)
106 return;
107
108 if (mvi->flags & MVF_FLAG_SOC)
109 slot_nr = MVS_SOC_SLOTS;
110 else
111 slot_nr = MVS_CHIP_SLOT_SZ;
112
113 dma_pool_destroy(mvi->dma_pool);
114
115 if (mvi->tx)
116 dma_free_coherent(mvi->dev,
117 sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ,
118 mvi->tx, mvi->tx_dma);
119 if (mvi->rx_fis)
120 dma_free_coherent(mvi->dev, MVS_RX_FISL_SZ,
121 mvi->rx_fis, mvi->rx_fis_dma);
122 if (mvi->rx)
123 dma_free_coherent(mvi->dev,
124 sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1),
125 mvi->rx, mvi->rx_dma);
126 if (mvi->slot)
127 dma_free_coherent(mvi->dev,
128 sizeof(*mvi->slot) * slot_nr,
129 mvi->slot, mvi->slot_dma);
130
131 if (mvi->bulk_buffer)
132 dma_free_coherent(mvi->dev, TRASH_BUCKET_SIZE,
133 mvi->bulk_buffer, mvi->bulk_buffer_dma);
134 if (mvi->bulk_buffer1)
135 dma_free_coherent(mvi->dev, TRASH_BUCKET_SIZE,
136 mvi->bulk_buffer1, mvi->bulk_buffer_dma1);
137
138 MVS_CHIP_DISP->chip_iounmap(mvi);
139 if (mvi->shost)
140 scsi_host_put(mvi->shost);
141 list_for_each_entry(mwq, &mvi->wq_list, entry)
142 cancel_delayed_work(&mwq->work_q);
143 kfree(mvi->rsvd_tags);
144 kfree(mvi);
145}
146
147#ifdef CONFIG_SCSI_MVSAS_TASKLET
148static void mvs_tasklet(unsigned long opaque)
149{
150 u32 stat;
151 u16 core_nr, i = 0;
152
153 struct mvs_info *mvi;
154 struct sas_ha_struct *sha = (struct sas_ha_struct *)opaque;
155
156 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
157 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
158
159 if (unlikely(!mvi))
160 BUG_ON(1);
161
162 stat = MVS_CHIP_DISP->isr_status(mvi, mvi->pdev->irq);
163 if (!stat)
164 goto out;
165
166 for (i = 0; i < core_nr; i++) {
167 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
168 MVS_CHIP_DISP->isr(mvi, mvi->pdev->irq, stat);
169 }
170out:
171 MVS_CHIP_DISP->interrupt_enable(mvi);
172
173}
174#endif
175
176static irqreturn_t mvs_interrupt(int irq, void *opaque)
177{
178 u32 stat;
179 struct mvs_info *mvi;
180 struct sas_ha_struct *sha = opaque;
181#ifndef CONFIG_SCSI_MVSAS_TASKLET
182 u32 i;
183 u32 core_nr;
184
185 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
186#endif
187
188 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
189
190 if (unlikely(!mvi))
191 return IRQ_NONE;
192#ifdef CONFIG_SCSI_MVSAS_TASKLET
193 MVS_CHIP_DISP->interrupt_disable(mvi);
194#endif
195
196 stat = MVS_CHIP_DISP->isr_status(mvi, irq);
197 if (!stat) {
198 #ifdef CONFIG_SCSI_MVSAS_TASKLET
199 MVS_CHIP_DISP->interrupt_enable(mvi);
200 #endif
201 return IRQ_NONE;
202 }
203
204#ifdef CONFIG_SCSI_MVSAS_TASKLET
205 tasklet_schedule(&((struct mvs_prv_info *)sha->lldd_ha)->mv_tasklet);
206#else
207 for (i = 0; i < core_nr; i++) {
208 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
209 MVS_CHIP_DISP->isr(mvi, irq, stat);
210 }
211#endif
212 return IRQ_HANDLED;
213}
214
215static int mvs_alloc(struct mvs_info *mvi, struct Scsi_Host *shost)
216{
217 int i = 0, slot_nr;
218 char pool_name[32];
219
220 if (mvi->flags & MVF_FLAG_SOC)
221 slot_nr = MVS_SOC_SLOTS;
222 else
223 slot_nr = MVS_CHIP_SLOT_SZ;
224
225 spin_lock_init(&mvi->lock);
226 for (i = 0; i < mvi->chip->n_phy; i++) {
227 mvs_phy_init(mvi, i);
228 mvi->port[i].wide_port_phymap = 0;
229 mvi->port[i].port_attached = 0;
230 INIT_LIST_HEAD(&mvi->port[i].list);
231 }
232 for (i = 0; i < MVS_MAX_DEVICES; i++) {
233 mvi->devices[i].taskfileset = MVS_ID_NOT_MAPPED;
234 mvi->devices[i].dev_type = SAS_PHY_UNUSED;
235 mvi->devices[i].device_id = i;
236 mvi->devices[i].dev_status = MVS_DEV_NORMAL;
237 }
238
239 /*
240 * alloc and init our DMA areas
241 */
242 mvi->tx = dma_alloc_coherent(mvi->dev,
243 sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ,
244 &mvi->tx_dma, GFP_KERNEL);
245 if (!mvi->tx)
246 goto err_out;
247 mvi->rx_fis = dma_alloc_coherent(mvi->dev, MVS_RX_FISL_SZ,
248 &mvi->rx_fis_dma, GFP_KERNEL);
249 if (!mvi->rx_fis)
250 goto err_out;
251
252 mvi->rx = dma_alloc_coherent(mvi->dev,
253 sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1),
254 &mvi->rx_dma, GFP_KERNEL);
255 if (!mvi->rx)
256 goto err_out;
257 mvi->rx[0] = cpu_to_le32(0xfff);
258 mvi->rx_cons = 0xfff;
259
260 mvi->slot = dma_alloc_coherent(mvi->dev,
261 sizeof(*mvi->slot) * slot_nr,
262 &mvi->slot_dma, GFP_KERNEL);
263 if (!mvi->slot)
264 goto err_out;
265
266 mvi->bulk_buffer = dma_alloc_coherent(mvi->dev,
267 TRASH_BUCKET_SIZE,
268 &mvi->bulk_buffer_dma, GFP_KERNEL);
269 if (!mvi->bulk_buffer)
270 goto err_out;
271
272 mvi->bulk_buffer1 = dma_alloc_coherent(mvi->dev,
273 TRASH_BUCKET_SIZE,
274 &mvi->bulk_buffer_dma1, GFP_KERNEL);
275 if (!mvi->bulk_buffer1)
276 goto err_out;
277
278 sprintf(pool_name, "%s%d", "mvs_dma_pool", mvi->id);
279 mvi->dma_pool = dma_pool_create(pool_name, &mvi->pdev->dev,
280 MVS_SLOT_BUF_SZ, 16, 0);
281 if (!mvi->dma_pool) {
282 printk(KERN_DEBUG "failed to create dma pool %s.\n", pool_name);
283 goto err_out;
284 }
285
286 return 0;
287err_out:
288 return 1;
289}
290
291
292int mvs_ioremap(struct mvs_info *mvi, int bar, int bar_ex)
293{
294 unsigned long res_start, res_len, res_flag_ex = 0;
295 struct pci_dev *pdev = mvi->pdev;
296 if (bar_ex != -1) {
297 /*
298 * ioremap main and peripheral registers
299 */
300 res_start = pci_resource_start(pdev, bar_ex);
301 res_len = pci_resource_len(pdev, bar_ex);
302 if (!res_start || !res_len)
303 goto err_out;
304
305 res_flag_ex = pci_resource_flags(pdev, bar_ex);
306 if (res_flag_ex & IORESOURCE_MEM)
307 mvi->regs_ex = ioremap(res_start, res_len);
308 else
309 mvi->regs_ex = (void *)res_start;
310 if (!mvi->regs_ex)
311 goto err_out;
312 }
313
314 res_start = pci_resource_start(pdev, bar);
315 res_len = pci_resource_len(pdev, bar);
316 if (!res_start || !res_len) {
317 iounmap(mvi->regs_ex);
318 mvi->regs_ex = NULL;
319 goto err_out;
320 }
321
322 mvi->regs = ioremap(res_start, res_len);
323
324 if (!mvi->regs) {
325 if (mvi->regs_ex && (res_flag_ex & IORESOURCE_MEM))
326 iounmap(mvi->regs_ex);
327 mvi->regs_ex = NULL;
328 goto err_out;
329 }
330
331 return 0;
332err_out:
333 return -1;
334}
335
336void mvs_iounmap(void __iomem *regs)
337{
338 iounmap(regs);
339}
340
341static struct mvs_info *mvs_pci_alloc(struct pci_dev *pdev,
342 const struct pci_device_id *ent,
343 struct Scsi_Host *shost, unsigned int id)
344{
345 struct mvs_info *mvi = NULL;
346 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
347
348 mvi = kzalloc(sizeof(*mvi) +
349 (1L << mvs_chips[ent->driver_data].slot_width) *
350 sizeof(struct mvs_slot_info), GFP_KERNEL);
351 if (!mvi)
352 return NULL;
353
354 mvi->pdev = pdev;
355 mvi->dev = &pdev->dev;
356 mvi->chip_id = ent->driver_data;
357 mvi->chip = &mvs_chips[mvi->chip_id];
358 INIT_LIST_HEAD(&mvi->wq_list);
359
360 ((struct mvs_prv_info *)sha->lldd_ha)->mvi[id] = mvi;
361 ((struct mvs_prv_info *)sha->lldd_ha)->n_phy = mvi->chip->n_phy;
362
363 mvi->id = id;
364 mvi->sas = sha;
365 mvi->shost = shost;
366
367 mvi->rsvd_tags = bitmap_zalloc(MVS_RSVD_SLOTS, GFP_KERNEL);
368 if (!mvi->rsvd_tags)
369 goto err_out;
370
371 if (MVS_CHIP_DISP->chip_ioremap(mvi))
372 goto err_out;
373 if (!mvs_alloc(mvi, shost))
374 return mvi;
375err_out:
376 mvs_free(mvi);
377 return NULL;
378}
379
380static int pci_go_64(struct pci_dev *pdev)
381{
382 int rc;
383
384 rc = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
385 if (rc) {
386 rc = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
387 if (rc) {
388 dev_printk(KERN_ERR, &pdev->dev,
389 "32-bit DMA enable failed\n");
390 return rc;
391 }
392 }
393
394 return rc;
395}
396
397static int mvs_prep_sas_ha_init(struct Scsi_Host *shost,
398 const struct mvs_chip_info *chip_info)
399{
400 int phy_nr, port_nr; unsigned short core_nr;
401 struct asd_sas_phy **arr_phy;
402 struct asd_sas_port **arr_port;
403 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
404
405 core_nr = chip_info->n_host;
406 phy_nr = core_nr * chip_info->n_phy;
407 port_nr = phy_nr;
408
409 memset(sha, 0x00, sizeof(struct sas_ha_struct));
410 arr_phy = kcalloc(phy_nr, sizeof(void *), GFP_KERNEL);
411 arr_port = kcalloc(port_nr, sizeof(void *), GFP_KERNEL);
412 if (!arr_phy || !arr_port)
413 goto exit_free;
414
415 sha->sas_phy = arr_phy;
416 sha->sas_port = arr_port;
417 sha->shost = shost;
418
419 sha->lldd_ha = kzalloc(sizeof(struct mvs_prv_info), GFP_KERNEL);
420 if (!sha->lldd_ha)
421 goto exit_free;
422
423 ((struct mvs_prv_info *)sha->lldd_ha)->n_host = core_nr;
424
425 shost->transportt = mvs_stt;
426 shost->max_id = MVS_MAX_DEVICES;
427 shost->max_lun = ~0;
428 shost->max_channel = 1;
429 shost->max_cmd_len = 16;
430
431 return 0;
432exit_free:
433 kfree(arr_phy);
434 kfree(arr_port);
435 return -1;
436
437}
438
439static void mvs_post_sas_ha_init(struct Scsi_Host *shost,
440 const struct mvs_chip_info *chip_info)
441{
442 int can_queue, i = 0, j = 0;
443 struct mvs_info *mvi = NULL;
444 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
445 unsigned short nr_core = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
446
447 for (j = 0; j < nr_core; j++) {
448 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[j];
449 for (i = 0; i < chip_info->n_phy; i++) {
450 sha->sas_phy[j * chip_info->n_phy + i] =
451 &mvi->phy[i].sas_phy;
452 sha->sas_port[j * chip_info->n_phy + i] =
453 &mvi->port[i].sas_port;
454 }
455 }
456
457 sha->sas_ha_name = DRV_NAME;
458 sha->dev = mvi->dev;
459 sha->sas_addr = &mvi->sas_addr[0];
460
461 sha->num_phys = nr_core * chip_info->n_phy;
462
463 if (mvi->flags & MVF_FLAG_SOC)
464 can_queue = MVS_SOC_CAN_QUEUE;
465 else
466 can_queue = MVS_CHIP_SLOT_SZ;
467
468 can_queue -= MVS_RSVD_SLOTS;
469
470 shost->sg_tablesize = min_t(u16, SG_ALL, MVS_MAX_SG);
471 shost->can_queue = can_queue;
472 mvi->shost->cmd_per_lun = MVS_QUEUE_SIZE;
473 sha->shost = mvi->shost;
474}
475
476static void mvs_init_sas_add(struct mvs_info *mvi)
477{
478 u8 i;
479 for (i = 0; i < mvi->chip->n_phy; i++) {
480 mvi->phy[i].dev_sas_addr = 0x5005043011ab0000ULL;
481 mvi->phy[i].dev_sas_addr =
482 cpu_to_be64((u64)(*(u64 *)&mvi->phy[i].dev_sas_addr));
483 }
484
485 memcpy(mvi->sas_addr, &mvi->phy[0].dev_sas_addr, SAS_ADDR_SIZE);
486}
487
488static int mvs_pci_init(struct pci_dev *pdev, const struct pci_device_id *ent)
489{
490 unsigned int rc, nhost = 0;
491 struct mvs_info *mvi;
492 irq_handler_t irq_handler = mvs_interrupt;
493 struct Scsi_Host *shost = NULL;
494 const struct mvs_chip_info *chip;
495
496 dev_printk(KERN_INFO, &pdev->dev,
497 "mvsas: driver version %s\n", DRV_VERSION);
498 rc = pci_enable_device(pdev);
499 if (rc)
500 goto err_out_enable;
501
502 pci_set_master(pdev);
503
504 rc = pci_request_regions(pdev, DRV_NAME);
505 if (rc)
506 goto err_out_disable;
507
508 rc = pci_go_64(pdev);
509 if (rc)
510 goto err_out_regions;
511
512 shost = scsi_host_alloc(&mvs_sht, sizeof(void *));
513 if (!shost) {
514 rc = -ENOMEM;
515 goto err_out_regions;
516 }
517
518 chip = &mvs_chips[ent->driver_data];
519 SHOST_TO_SAS_HA(shost) =
520 kcalloc(1, sizeof(struct sas_ha_struct), GFP_KERNEL);
521 if (!SHOST_TO_SAS_HA(shost)) {
522 scsi_host_put(shost);
523 rc = -ENOMEM;
524 goto err_out_regions;
525 }
526
527 rc = mvs_prep_sas_ha_init(shost, chip);
528 if (rc) {
529 scsi_host_put(shost);
530 rc = -ENOMEM;
531 goto err_out_regions;
532 }
533
534 pci_set_drvdata(pdev, SHOST_TO_SAS_HA(shost));
535
536 do {
537 mvi = mvs_pci_alloc(pdev, ent, shost, nhost);
538 if (!mvi) {
539 rc = -ENOMEM;
540 goto err_out_regions;
541 }
542
543 memset(&mvi->hba_info_param, 0xFF,
544 sizeof(struct hba_info_page));
545
546 mvs_init_sas_add(mvi);
547
548 mvi->instance = nhost;
549 rc = MVS_CHIP_DISP->chip_init(mvi);
550 if (rc) {
551 mvs_free(mvi);
552 goto err_out_regions;
553 }
554 nhost++;
555 } while (nhost < chip->n_host);
556#ifdef CONFIG_SCSI_MVSAS_TASKLET
557 {
558 struct mvs_prv_info *mpi = SHOST_TO_SAS_HA(shost)->lldd_ha;
559
560 tasklet_init(&(mpi->mv_tasklet), mvs_tasklet,
561 (unsigned long)SHOST_TO_SAS_HA(shost));
562 }
563#endif
564
565 mvs_post_sas_ha_init(shost, chip);
566
567 rc = scsi_add_host(shost, &pdev->dev);
568 if (rc)
569 goto err_out_shost;
570
571 rc = sas_register_ha(SHOST_TO_SAS_HA(shost));
572 if (rc)
573 goto err_out_shost;
574 rc = request_irq(pdev->irq, irq_handler, IRQF_SHARED,
575 DRV_NAME, SHOST_TO_SAS_HA(shost));
576 if (rc)
577 goto err_not_sas;
578
579 MVS_CHIP_DISP->interrupt_enable(mvi);
580
581 scsi_scan_host(mvi->shost);
582
583 return 0;
584
585err_not_sas:
586 sas_unregister_ha(SHOST_TO_SAS_HA(shost));
587err_out_shost:
588 scsi_remove_host(mvi->shost);
589err_out_regions:
590 pci_release_regions(pdev);
591err_out_disable:
592 pci_disable_device(pdev);
593err_out_enable:
594 return rc;
595}
596
597static void mvs_pci_remove(struct pci_dev *pdev)
598{
599 unsigned short core_nr, i = 0;
600 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
601 struct mvs_info *mvi = NULL;
602
603 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
604 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
605
606#ifdef CONFIG_SCSI_MVSAS_TASKLET
607 tasklet_kill(&((struct mvs_prv_info *)sha->lldd_ha)->mv_tasklet);
608#endif
609
610 sas_unregister_ha(sha);
611 sas_remove_host(mvi->shost);
612
613 MVS_CHIP_DISP->interrupt_disable(mvi);
614 free_irq(mvi->pdev->irq, sha);
615 for (i = 0; i < core_nr; i++) {
616 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
617 mvs_free(mvi);
618 }
619 kfree(sha->sas_phy);
620 kfree(sha->sas_port);
621 kfree(sha);
622 pci_release_regions(pdev);
623 pci_disable_device(pdev);
624 return;
625}
626
627static struct pci_device_id mvs_pci_table[] = {
628 { PCI_VDEVICE(MARVELL, 0x6320), chip_6320 },
629 { PCI_VDEVICE(MARVELL, 0x6340), chip_6440 },
630 {
631 .vendor = PCI_VENDOR_ID_MARVELL,
632 .device = 0x6440,
633 .subvendor = PCI_ANY_ID,
634 .subdevice = 0x6480,
635 .class = 0,
636 .class_mask = 0,
637 .driver_data = chip_6485,
638 },
639 { PCI_VDEVICE(MARVELL, 0x6440), chip_6440 },
640 { PCI_VDEVICE(MARVELL, 0x6485), chip_6485 },
641 { PCI_VDEVICE(MARVELL, 0x9480), chip_9480 },
642 { PCI_VDEVICE(MARVELL, 0x9180), chip_9180 },
643 { PCI_VDEVICE(ARECA, PCI_DEVICE_ID_ARECA_1300), chip_1300 },
644 { PCI_VDEVICE(ARECA, PCI_DEVICE_ID_ARECA_1320), chip_1320 },
645 { PCI_VDEVICE(ADAPTEC2, 0x0450), chip_6440 },
646 { PCI_VDEVICE(TTI, 0x2640), chip_6440 },
647 { PCI_VDEVICE(TTI, 0x2710), chip_9480 },
648 { PCI_VDEVICE(TTI, 0x2720), chip_9480 },
649 { PCI_VDEVICE(TTI, 0x2721), chip_9480 },
650 { PCI_VDEVICE(TTI, 0x2722), chip_9480 },
651 { PCI_VDEVICE(TTI, 0x2740), chip_9480 },
652 { PCI_VDEVICE(TTI, 0x2744), chip_9480 },
653 { PCI_VDEVICE(TTI, 0x2760), chip_9480 },
654 {
655 .vendor = PCI_VENDOR_ID_MARVELL_EXT,
656 .device = 0x9480,
657 .subvendor = PCI_ANY_ID,
658 .subdevice = 0x9480,
659 .class = 0,
660 .class_mask = 0,
661 .driver_data = chip_9480,
662 },
663 {
664 .vendor = PCI_VENDOR_ID_MARVELL_EXT,
665 .device = 0x9445,
666 .subvendor = PCI_ANY_ID,
667 .subdevice = 0x9480,
668 .class = 0,
669 .class_mask = 0,
670 .driver_data = chip_9445,
671 },
672 { PCI_VDEVICE(MARVELL_EXT, 0x9485), chip_9485 }, /* Marvell 9480/9485 (any vendor/model) */
673 { PCI_VDEVICE(OCZ, 0x1021), chip_9485}, /* OCZ RevoDrive3 */
674 { PCI_VDEVICE(OCZ, 0x1022), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
675 { PCI_VDEVICE(OCZ, 0x1040), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
676 { PCI_VDEVICE(OCZ, 0x1041), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
677 { PCI_VDEVICE(OCZ, 0x1042), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
678 { PCI_VDEVICE(OCZ, 0x1043), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
679 { PCI_VDEVICE(OCZ, 0x1044), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
680 { PCI_VDEVICE(OCZ, 0x1080), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
681 { PCI_VDEVICE(OCZ, 0x1083), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
682 { PCI_VDEVICE(OCZ, 0x1084), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
683
684 { } /* terminate list */
685};
686
687static struct pci_driver mvs_pci_driver = {
688 .name = DRV_NAME,
689 .id_table = mvs_pci_table,
690 .probe = mvs_pci_init,
691 .remove = mvs_pci_remove,
692};
693
694static ssize_t driver_version_show(struct device *cdev,
695 struct device_attribute *attr, char *buffer)
696{
697 return sysfs_emit(buffer, "%s\n", DRV_VERSION);
698}
699
700static DEVICE_ATTR_RO(driver_version);
701
702static ssize_t interrupt_coalescing_store(struct device *cdev,
703 struct device_attribute *attr,
704 const char *buffer, size_t size)
705{
706 unsigned int val = 0;
707 struct mvs_info *mvi = NULL;
708 struct Scsi_Host *shost = class_to_shost(cdev);
709 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
710 u8 i, core_nr;
711 if (buffer == NULL)
712 return size;
713
714 if (sscanf(buffer, "%u", &val) != 1)
715 return -EINVAL;
716
717 if (val >= 0x10000) {
718 mv_dprintk("interrupt coalescing timer %d us is"
719 "too long\n", val);
720 return strlen(buffer);
721 }
722
723 interrupt_coalescing = val;
724
725 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
726 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
727
728 if (unlikely(!mvi))
729 return -EINVAL;
730
731 for (i = 0; i < core_nr; i++) {
732 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
733 if (MVS_CHIP_DISP->tune_interrupt)
734 MVS_CHIP_DISP->tune_interrupt(mvi,
735 interrupt_coalescing);
736 }
737 mv_dprintk("set interrupt coalescing time to %d us\n",
738 interrupt_coalescing);
739 return strlen(buffer);
740}
741
742static ssize_t interrupt_coalescing_show(struct device *cdev,
743 struct device_attribute *attr, char *buffer)
744{
745 return sysfs_emit(buffer, "%d\n", interrupt_coalescing);
746}
747
748static DEVICE_ATTR_RW(interrupt_coalescing);
749
750static int __init mvs_init(void)
751{
752 int rc;
753 mvs_stt = sas_domain_attach_transport(&mvs_transport_ops);
754 if (!mvs_stt)
755 return -ENOMEM;
756
757 rc = pci_register_driver(&mvs_pci_driver);
758 if (rc)
759 goto err_out;
760
761 return 0;
762
763err_out:
764 sas_release_transport(mvs_stt);
765 return rc;
766}
767
768static void __exit mvs_exit(void)
769{
770 pci_unregister_driver(&mvs_pci_driver);
771 sas_release_transport(mvs_stt);
772}
773
774static struct attribute *mvst_host_attrs[] = {
775 &dev_attr_driver_version.attr,
776 &dev_attr_interrupt_coalescing.attr,
777 NULL,
778};
779
780ATTRIBUTE_GROUPS(mvst_host);
781
782module_init(mvs_init);
783module_exit(mvs_exit);
784
785MODULE_AUTHOR("Jeff Garzik <jgarzik@pobox.com>");
786MODULE_DESCRIPTION("Marvell 88SE6440 SAS/SATA controller driver");
787MODULE_VERSION(DRV_VERSION);
788MODULE_LICENSE("GPL");
789#ifdef CONFIG_PCI
790MODULE_DEVICE_TABLE(pci, mvs_pci_table);
791#endif
1/*
2 * Marvell 88SE64xx/88SE94xx pci init
3 *
4 * Copyright 2007 Red Hat, Inc.
5 * Copyright 2008 Marvell. <kewei@marvell.com>
6 * Copyright 2009-2011 Marvell. <yuxiangl@marvell.com>
7 *
8 * This file is licensed under GPLv2.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; version 2 of the
13 * License.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
18 * General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
23 * USA
24*/
25
26
27#include "mv_sas.h"
28
29int interrupt_coalescing = 0x80;
30
31static struct scsi_transport_template *mvs_stt;
32static const struct mvs_chip_info mvs_chips[] = {
33 [chip_6320] = { 1, 2, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
34 [chip_6440] = { 1, 4, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
35 [chip_6485] = { 1, 8, 0x800, 33, 32, 6, 10, &mvs_64xx_dispatch, },
36 [chip_9180] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
37 [chip_9480] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
38 [chip_9445] = { 1, 4, 0x800, 17, 64, 8, 11, &mvs_94xx_dispatch, },
39 [chip_9485] = { 2, 4, 0x800, 17, 64, 8, 11, &mvs_94xx_dispatch, },
40 [chip_1300] = { 1, 4, 0x400, 17, 16, 6, 9, &mvs_64xx_dispatch, },
41 [chip_1320] = { 2, 4, 0x800, 17, 64, 8, 9, &mvs_94xx_dispatch, },
42};
43
44struct device_attribute *mvst_host_attrs[];
45
46#define SOC_SAS_NUM 2
47
48static struct scsi_host_template mvs_sht = {
49 .module = THIS_MODULE,
50 .name = DRV_NAME,
51 .queuecommand = sas_queuecommand,
52 .target_alloc = sas_target_alloc,
53 .slave_configure = sas_slave_configure,
54 .scan_finished = mvs_scan_finished,
55 .scan_start = mvs_scan_start,
56 .change_queue_depth = sas_change_queue_depth,
57 .bios_param = sas_bios_param,
58 .can_queue = 1,
59 .this_id = -1,
60 .sg_tablesize = SG_ALL,
61 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
62 .use_clustering = ENABLE_CLUSTERING,
63 .eh_device_reset_handler = sas_eh_device_reset_handler,
64 .eh_target_reset_handler = sas_eh_target_reset_handler,
65 .target_destroy = sas_target_destroy,
66 .ioctl = sas_ioctl,
67 .shost_attrs = mvst_host_attrs,
68 .track_queue_depth = 1,
69};
70
71static struct sas_domain_function_template mvs_transport_ops = {
72 .lldd_dev_found = mvs_dev_found,
73 .lldd_dev_gone = mvs_dev_gone,
74 .lldd_execute_task = mvs_queue_command,
75 .lldd_control_phy = mvs_phy_control,
76
77 .lldd_abort_task = mvs_abort_task,
78 .lldd_abort_task_set = mvs_abort_task_set,
79 .lldd_clear_aca = mvs_clear_aca,
80 .lldd_clear_task_set = mvs_clear_task_set,
81 .lldd_I_T_nexus_reset = mvs_I_T_nexus_reset,
82 .lldd_lu_reset = mvs_lu_reset,
83 .lldd_query_task = mvs_query_task,
84 .lldd_port_formed = mvs_port_formed,
85 .lldd_port_deformed = mvs_port_deformed,
86
87 .lldd_write_gpio = mvs_gpio_write,
88
89};
90
91static void mvs_phy_init(struct mvs_info *mvi, int phy_id)
92{
93 struct mvs_phy *phy = &mvi->phy[phy_id];
94 struct asd_sas_phy *sas_phy = &phy->sas_phy;
95
96 phy->mvi = mvi;
97 phy->port = NULL;
98 timer_setup(&phy->timer, NULL, 0);
99 sas_phy->enabled = (phy_id < mvi->chip->n_phy) ? 1 : 0;
100 sas_phy->class = SAS;
101 sas_phy->iproto = SAS_PROTOCOL_ALL;
102 sas_phy->tproto = 0;
103 sas_phy->type = PHY_TYPE_PHYSICAL;
104 sas_phy->role = PHY_ROLE_INITIATOR;
105 sas_phy->oob_mode = OOB_NOT_CONNECTED;
106 sas_phy->linkrate = SAS_LINK_RATE_UNKNOWN;
107
108 sas_phy->id = phy_id;
109 sas_phy->sas_addr = &mvi->sas_addr[0];
110 sas_phy->frame_rcvd = &phy->frame_rcvd[0];
111 sas_phy->ha = (struct sas_ha_struct *)mvi->shost->hostdata;
112 sas_phy->lldd_phy = phy;
113}
114
115static void mvs_free(struct mvs_info *mvi)
116{
117 struct mvs_wq *mwq;
118 int slot_nr;
119
120 if (!mvi)
121 return;
122
123 if (mvi->flags & MVF_FLAG_SOC)
124 slot_nr = MVS_SOC_SLOTS;
125 else
126 slot_nr = MVS_CHIP_SLOT_SZ;
127
128 dma_pool_destroy(mvi->dma_pool);
129
130 if (mvi->tx)
131 dma_free_coherent(mvi->dev,
132 sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ,
133 mvi->tx, mvi->tx_dma);
134 if (mvi->rx_fis)
135 dma_free_coherent(mvi->dev, MVS_RX_FISL_SZ,
136 mvi->rx_fis, mvi->rx_fis_dma);
137 if (mvi->rx)
138 dma_free_coherent(mvi->dev,
139 sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1),
140 mvi->rx, mvi->rx_dma);
141 if (mvi->slot)
142 dma_free_coherent(mvi->dev,
143 sizeof(*mvi->slot) * slot_nr,
144 mvi->slot, mvi->slot_dma);
145
146 if (mvi->bulk_buffer)
147 dma_free_coherent(mvi->dev, TRASH_BUCKET_SIZE,
148 mvi->bulk_buffer, mvi->bulk_buffer_dma);
149 if (mvi->bulk_buffer1)
150 dma_free_coherent(mvi->dev, TRASH_BUCKET_SIZE,
151 mvi->bulk_buffer1, mvi->bulk_buffer_dma1);
152
153 MVS_CHIP_DISP->chip_iounmap(mvi);
154 if (mvi->shost)
155 scsi_host_put(mvi->shost);
156 list_for_each_entry(mwq, &mvi->wq_list, entry)
157 cancel_delayed_work(&mwq->work_q);
158 kfree(mvi->tags);
159 kfree(mvi);
160}
161
162#ifdef CONFIG_SCSI_MVSAS_TASKLET
163static void mvs_tasklet(unsigned long opaque)
164{
165 u32 stat;
166 u16 core_nr, i = 0;
167
168 struct mvs_info *mvi;
169 struct sas_ha_struct *sha = (struct sas_ha_struct *)opaque;
170
171 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
172 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
173
174 if (unlikely(!mvi))
175 BUG_ON(1);
176
177 stat = MVS_CHIP_DISP->isr_status(mvi, mvi->pdev->irq);
178 if (!stat)
179 goto out;
180
181 for (i = 0; i < core_nr; i++) {
182 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
183 MVS_CHIP_DISP->isr(mvi, mvi->pdev->irq, stat);
184 }
185out:
186 MVS_CHIP_DISP->interrupt_enable(mvi);
187
188}
189#endif
190
191static irqreturn_t mvs_interrupt(int irq, void *opaque)
192{
193 u32 core_nr;
194 u32 stat;
195 struct mvs_info *mvi;
196 struct sas_ha_struct *sha = opaque;
197#ifndef CONFIG_SCSI_MVSAS_TASKLET
198 u32 i;
199#endif
200
201 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
202 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
203
204 if (unlikely(!mvi))
205 return IRQ_NONE;
206#ifdef CONFIG_SCSI_MVSAS_TASKLET
207 MVS_CHIP_DISP->interrupt_disable(mvi);
208#endif
209
210 stat = MVS_CHIP_DISP->isr_status(mvi, irq);
211 if (!stat) {
212 #ifdef CONFIG_SCSI_MVSAS_TASKLET
213 MVS_CHIP_DISP->interrupt_enable(mvi);
214 #endif
215 return IRQ_NONE;
216 }
217
218#ifdef CONFIG_SCSI_MVSAS_TASKLET
219 tasklet_schedule(&((struct mvs_prv_info *)sha->lldd_ha)->mv_tasklet);
220#else
221 for (i = 0; i < core_nr; i++) {
222 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
223 MVS_CHIP_DISP->isr(mvi, irq, stat);
224 }
225#endif
226 return IRQ_HANDLED;
227}
228
229static int mvs_alloc(struct mvs_info *mvi, struct Scsi_Host *shost)
230{
231 int i = 0, slot_nr;
232 char pool_name[32];
233
234 if (mvi->flags & MVF_FLAG_SOC)
235 slot_nr = MVS_SOC_SLOTS;
236 else
237 slot_nr = MVS_CHIP_SLOT_SZ;
238
239 spin_lock_init(&mvi->lock);
240 for (i = 0; i < mvi->chip->n_phy; i++) {
241 mvs_phy_init(mvi, i);
242 mvi->port[i].wide_port_phymap = 0;
243 mvi->port[i].port_attached = 0;
244 INIT_LIST_HEAD(&mvi->port[i].list);
245 }
246 for (i = 0; i < MVS_MAX_DEVICES; i++) {
247 mvi->devices[i].taskfileset = MVS_ID_NOT_MAPPED;
248 mvi->devices[i].dev_type = SAS_PHY_UNUSED;
249 mvi->devices[i].device_id = i;
250 mvi->devices[i].dev_status = MVS_DEV_NORMAL;
251 }
252
253 /*
254 * alloc and init our DMA areas
255 */
256 mvi->tx = dma_alloc_coherent(mvi->dev,
257 sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ,
258 &mvi->tx_dma, GFP_KERNEL);
259 if (!mvi->tx)
260 goto err_out;
261 memset(mvi->tx, 0, sizeof(*mvi->tx) * MVS_CHIP_SLOT_SZ);
262 mvi->rx_fis = dma_alloc_coherent(mvi->dev, MVS_RX_FISL_SZ,
263 &mvi->rx_fis_dma, GFP_KERNEL);
264 if (!mvi->rx_fis)
265 goto err_out;
266 memset(mvi->rx_fis, 0, MVS_RX_FISL_SZ);
267
268 mvi->rx = dma_alloc_coherent(mvi->dev,
269 sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1),
270 &mvi->rx_dma, GFP_KERNEL);
271 if (!mvi->rx)
272 goto err_out;
273 memset(mvi->rx, 0, sizeof(*mvi->rx) * (MVS_RX_RING_SZ + 1));
274 mvi->rx[0] = cpu_to_le32(0xfff);
275 mvi->rx_cons = 0xfff;
276
277 mvi->slot = dma_alloc_coherent(mvi->dev,
278 sizeof(*mvi->slot) * slot_nr,
279 &mvi->slot_dma, GFP_KERNEL);
280 if (!mvi->slot)
281 goto err_out;
282 memset(mvi->slot, 0, sizeof(*mvi->slot) * slot_nr);
283
284 mvi->bulk_buffer = dma_alloc_coherent(mvi->dev,
285 TRASH_BUCKET_SIZE,
286 &mvi->bulk_buffer_dma, GFP_KERNEL);
287 if (!mvi->bulk_buffer)
288 goto err_out;
289
290 mvi->bulk_buffer1 = dma_alloc_coherent(mvi->dev,
291 TRASH_BUCKET_SIZE,
292 &mvi->bulk_buffer_dma1, GFP_KERNEL);
293 if (!mvi->bulk_buffer1)
294 goto err_out;
295
296 sprintf(pool_name, "%s%d", "mvs_dma_pool", mvi->id);
297 mvi->dma_pool = dma_pool_create(pool_name, &mvi->pdev->dev,
298 MVS_SLOT_BUF_SZ, 16, 0);
299 if (!mvi->dma_pool) {
300 printk(KERN_DEBUG "failed to create dma pool %s.\n", pool_name);
301 goto err_out;
302 }
303 mvi->tags_num = slot_nr;
304
305 /* Initialize tags */
306 mvs_tag_init(mvi);
307 return 0;
308err_out:
309 return 1;
310}
311
312
313int mvs_ioremap(struct mvs_info *mvi, int bar, int bar_ex)
314{
315 unsigned long res_start, res_len, res_flag, res_flag_ex = 0;
316 struct pci_dev *pdev = mvi->pdev;
317 if (bar_ex != -1) {
318 /*
319 * ioremap main and peripheral registers
320 */
321 res_start = pci_resource_start(pdev, bar_ex);
322 res_len = pci_resource_len(pdev, bar_ex);
323 if (!res_start || !res_len)
324 goto err_out;
325
326 res_flag_ex = pci_resource_flags(pdev, bar_ex);
327 if (res_flag_ex & IORESOURCE_MEM)
328 mvi->regs_ex = ioremap(res_start, res_len);
329 else
330 mvi->regs_ex = (void *)res_start;
331 if (!mvi->regs_ex)
332 goto err_out;
333 }
334
335 res_start = pci_resource_start(pdev, bar);
336 res_len = pci_resource_len(pdev, bar);
337 if (!res_start || !res_len) {
338 iounmap(mvi->regs_ex);
339 mvi->regs_ex = NULL;
340 goto err_out;
341 }
342
343 res_flag = pci_resource_flags(pdev, bar);
344 mvi->regs = ioremap(res_start, res_len);
345
346 if (!mvi->regs) {
347 if (mvi->regs_ex && (res_flag_ex & IORESOURCE_MEM))
348 iounmap(mvi->regs_ex);
349 mvi->regs_ex = NULL;
350 goto err_out;
351 }
352
353 return 0;
354err_out:
355 return -1;
356}
357
358void mvs_iounmap(void __iomem *regs)
359{
360 iounmap(regs);
361}
362
363static struct mvs_info *mvs_pci_alloc(struct pci_dev *pdev,
364 const struct pci_device_id *ent,
365 struct Scsi_Host *shost, unsigned int id)
366{
367 struct mvs_info *mvi = NULL;
368 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
369
370 mvi = kzalloc(sizeof(*mvi) +
371 (1L << mvs_chips[ent->driver_data].slot_width) *
372 sizeof(struct mvs_slot_info), GFP_KERNEL);
373 if (!mvi)
374 return NULL;
375
376 mvi->pdev = pdev;
377 mvi->dev = &pdev->dev;
378 mvi->chip_id = ent->driver_data;
379 mvi->chip = &mvs_chips[mvi->chip_id];
380 INIT_LIST_HEAD(&mvi->wq_list);
381
382 ((struct mvs_prv_info *)sha->lldd_ha)->mvi[id] = mvi;
383 ((struct mvs_prv_info *)sha->lldd_ha)->n_phy = mvi->chip->n_phy;
384
385 mvi->id = id;
386 mvi->sas = sha;
387 mvi->shost = shost;
388
389 mvi->tags = kzalloc(MVS_CHIP_SLOT_SZ>>3, GFP_KERNEL);
390 if (!mvi->tags)
391 goto err_out;
392
393 if (MVS_CHIP_DISP->chip_ioremap(mvi))
394 goto err_out;
395 if (!mvs_alloc(mvi, shost))
396 return mvi;
397err_out:
398 mvs_free(mvi);
399 return NULL;
400}
401
402static int pci_go_64(struct pci_dev *pdev)
403{
404 int rc;
405
406 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
407 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
408 if (rc) {
409 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
410 if (rc) {
411 dev_printk(KERN_ERR, &pdev->dev,
412 "64-bit DMA enable failed\n");
413 return rc;
414 }
415 }
416 } else {
417 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
418 if (rc) {
419 dev_printk(KERN_ERR, &pdev->dev,
420 "32-bit DMA enable failed\n");
421 return rc;
422 }
423 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
424 if (rc) {
425 dev_printk(KERN_ERR, &pdev->dev,
426 "32-bit consistent DMA enable failed\n");
427 return rc;
428 }
429 }
430
431 return rc;
432}
433
434static int mvs_prep_sas_ha_init(struct Scsi_Host *shost,
435 const struct mvs_chip_info *chip_info)
436{
437 int phy_nr, port_nr; unsigned short core_nr;
438 struct asd_sas_phy **arr_phy;
439 struct asd_sas_port **arr_port;
440 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
441
442 core_nr = chip_info->n_host;
443 phy_nr = core_nr * chip_info->n_phy;
444 port_nr = phy_nr;
445
446 memset(sha, 0x00, sizeof(struct sas_ha_struct));
447 arr_phy = kcalloc(phy_nr, sizeof(void *), GFP_KERNEL);
448 arr_port = kcalloc(port_nr, sizeof(void *), GFP_KERNEL);
449 if (!arr_phy || !arr_port)
450 goto exit_free;
451
452 sha->sas_phy = arr_phy;
453 sha->sas_port = arr_port;
454 sha->core.shost = shost;
455
456 sha->lldd_ha = kzalloc(sizeof(struct mvs_prv_info), GFP_KERNEL);
457 if (!sha->lldd_ha)
458 goto exit_free;
459
460 ((struct mvs_prv_info *)sha->lldd_ha)->n_host = core_nr;
461
462 shost->transportt = mvs_stt;
463 shost->max_id = MVS_MAX_DEVICES;
464 shost->max_lun = ~0;
465 shost->max_channel = 1;
466 shost->max_cmd_len = 16;
467
468 return 0;
469exit_free:
470 kfree(arr_phy);
471 kfree(arr_port);
472 return -1;
473
474}
475
476static void mvs_post_sas_ha_init(struct Scsi_Host *shost,
477 const struct mvs_chip_info *chip_info)
478{
479 int can_queue, i = 0, j = 0;
480 struct mvs_info *mvi = NULL;
481 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
482 unsigned short nr_core = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
483
484 for (j = 0; j < nr_core; j++) {
485 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[j];
486 for (i = 0; i < chip_info->n_phy; i++) {
487 sha->sas_phy[j * chip_info->n_phy + i] =
488 &mvi->phy[i].sas_phy;
489 sha->sas_port[j * chip_info->n_phy + i] =
490 &mvi->port[i].sas_port;
491 }
492 }
493
494 sha->sas_ha_name = DRV_NAME;
495 sha->dev = mvi->dev;
496 sha->lldd_module = THIS_MODULE;
497 sha->sas_addr = &mvi->sas_addr[0];
498
499 sha->num_phys = nr_core * chip_info->n_phy;
500
501 if (mvi->flags & MVF_FLAG_SOC)
502 can_queue = MVS_SOC_CAN_QUEUE;
503 else
504 can_queue = MVS_CHIP_SLOT_SZ;
505
506 shost->sg_tablesize = min_t(u16, SG_ALL, MVS_MAX_SG);
507 shost->can_queue = can_queue;
508 mvi->shost->cmd_per_lun = MVS_QUEUE_SIZE;
509 sha->core.shost = mvi->shost;
510}
511
512static void mvs_init_sas_add(struct mvs_info *mvi)
513{
514 u8 i;
515 for (i = 0; i < mvi->chip->n_phy; i++) {
516 mvi->phy[i].dev_sas_addr = 0x5005043011ab0000ULL;
517 mvi->phy[i].dev_sas_addr =
518 cpu_to_be64((u64)(*(u64 *)&mvi->phy[i].dev_sas_addr));
519 }
520
521 memcpy(mvi->sas_addr, &mvi->phy[0].dev_sas_addr, SAS_ADDR_SIZE);
522}
523
524static int mvs_pci_init(struct pci_dev *pdev, const struct pci_device_id *ent)
525{
526 unsigned int rc, nhost = 0;
527 struct mvs_info *mvi;
528 struct mvs_prv_info *mpi;
529 irq_handler_t irq_handler = mvs_interrupt;
530 struct Scsi_Host *shost = NULL;
531 const struct mvs_chip_info *chip;
532
533 dev_printk(KERN_INFO, &pdev->dev,
534 "mvsas: driver version %s\n", DRV_VERSION);
535 rc = pci_enable_device(pdev);
536 if (rc)
537 goto err_out_enable;
538
539 pci_set_master(pdev);
540
541 rc = pci_request_regions(pdev, DRV_NAME);
542 if (rc)
543 goto err_out_disable;
544
545 rc = pci_go_64(pdev);
546 if (rc)
547 goto err_out_regions;
548
549 shost = scsi_host_alloc(&mvs_sht, sizeof(void *));
550 if (!shost) {
551 rc = -ENOMEM;
552 goto err_out_regions;
553 }
554
555 chip = &mvs_chips[ent->driver_data];
556 SHOST_TO_SAS_HA(shost) =
557 kcalloc(1, sizeof(struct sas_ha_struct), GFP_KERNEL);
558 if (!SHOST_TO_SAS_HA(shost)) {
559 scsi_host_put(shost);
560 rc = -ENOMEM;
561 goto err_out_regions;
562 }
563
564 rc = mvs_prep_sas_ha_init(shost, chip);
565 if (rc) {
566 scsi_host_put(shost);
567 rc = -ENOMEM;
568 goto err_out_regions;
569 }
570
571 pci_set_drvdata(pdev, SHOST_TO_SAS_HA(shost));
572
573 do {
574 mvi = mvs_pci_alloc(pdev, ent, shost, nhost);
575 if (!mvi) {
576 rc = -ENOMEM;
577 goto err_out_regions;
578 }
579
580 memset(&mvi->hba_info_param, 0xFF,
581 sizeof(struct hba_info_page));
582
583 mvs_init_sas_add(mvi);
584
585 mvi->instance = nhost;
586 rc = MVS_CHIP_DISP->chip_init(mvi);
587 if (rc) {
588 mvs_free(mvi);
589 goto err_out_regions;
590 }
591 nhost++;
592 } while (nhost < chip->n_host);
593 mpi = (struct mvs_prv_info *)(SHOST_TO_SAS_HA(shost)->lldd_ha);
594#ifdef CONFIG_SCSI_MVSAS_TASKLET
595 tasklet_init(&(mpi->mv_tasklet), mvs_tasklet,
596 (unsigned long)SHOST_TO_SAS_HA(shost));
597#endif
598
599 mvs_post_sas_ha_init(shost, chip);
600
601 rc = scsi_add_host(shost, &pdev->dev);
602 if (rc)
603 goto err_out_shost;
604
605 rc = sas_register_ha(SHOST_TO_SAS_HA(shost));
606 if (rc)
607 goto err_out_shost;
608 rc = request_irq(pdev->irq, irq_handler, IRQF_SHARED,
609 DRV_NAME, SHOST_TO_SAS_HA(shost));
610 if (rc)
611 goto err_not_sas;
612
613 MVS_CHIP_DISP->interrupt_enable(mvi);
614
615 scsi_scan_host(mvi->shost);
616
617 return 0;
618
619err_not_sas:
620 sas_unregister_ha(SHOST_TO_SAS_HA(shost));
621err_out_shost:
622 scsi_remove_host(mvi->shost);
623err_out_regions:
624 pci_release_regions(pdev);
625err_out_disable:
626 pci_disable_device(pdev);
627err_out_enable:
628 return rc;
629}
630
631static void mvs_pci_remove(struct pci_dev *pdev)
632{
633 unsigned short core_nr, i = 0;
634 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
635 struct mvs_info *mvi = NULL;
636
637 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
638 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
639
640#ifdef CONFIG_SCSI_MVSAS_TASKLET
641 tasklet_kill(&((struct mvs_prv_info *)sha->lldd_ha)->mv_tasklet);
642#endif
643
644 sas_unregister_ha(sha);
645 sas_remove_host(mvi->shost);
646
647 MVS_CHIP_DISP->interrupt_disable(mvi);
648 free_irq(mvi->pdev->irq, sha);
649 for (i = 0; i < core_nr; i++) {
650 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
651 mvs_free(mvi);
652 }
653 kfree(sha->sas_phy);
654 kfree(sha->sas_port);
655 kfree(sha);
656 pci_release_regions(pdev);
657 pci_disable_device(pdev);
658 return;
659}
660
661static struct pci_device_id mvs_pci_table[] = {
662 { PCI_VDEVICE(MARVELL, 0x6320), chip_6320 },
663 { PCI_VDEVICE(MARVELL, 0x6340), chip_6440 },
664 {
665 .vendor = PCI_VENDOR_ID_MARVELL,
666 .device = 0x6440,
667 .subvendor = PCI_ANY_ID,
668 .subdevice = 0x6480,
669 .class = 0,
670 .class_mask = 0,
671 .driver_data = chip_6485,
672 },
673 { PCI_VDEVICE(MARVELL, 0x6440), chip_6440 },
674 { PCI_VDEVICE(MARVELL, 0x6485), chip_6485 },
675 { PCI_VDEVICE(MARVELL, 0x9480), chip_9480 },
676 { PCI_VDEVICE(MARVELL, 0x9180), chip_9180 },
677 { PCI_VDEVICE(ARECA, PCI_DEVICE_ID_ARECA_1300), chip_1300 },
678 { PCI_VDEVICE(ARECA, PCI_DEVICE_ID_ARECA_1320), chip_1320 },
679 { PCI_VDEVICE(ADAPTEC2, 0x0450), chip_6440 },
680 { PCI_VDEVICE(TTI, 0x2710), chip_9480 },
681 { PCI_VDEVICE(TTI, 0x2720), chip_9480 },
682 { PCI_VDEVICE(TTI, 0x2721), chip_9480 },
683 { PCI_VDEVICE(TTI, 0x2722), chip_9480 },
684 { PCI_VDEVICE(TTI, 0x2740), chip_9480 },
685 { PCI_VDEVICE(TTI, 0x2744), chip_9480 },
686 { PCI_VDEVICE(TTI, 0x2760), chip_9480 },
687 {
688 .vendor = PCI_VENDOR_ID_MARVELL_EXT,
689 .device = 0x9480,
690 .subvendor = PCI_ANY_ID,
691 .subdevice = 0x9480,
692 .class = 0,
693 .class_mask = 0,
694 .driver_data = chip_9480,
695 },
696 {
697 .vendor = PCI_VENDOR_ID_MARVELL_EXT,
698 .device = 0x9445,
699 .subvendor = PCI_ANY_ID,
700 .subdevice = 0x9480,
701 .class = 0,
702 .class_mask = 0,
703 .driver_data = chip_9445,
704 },
705 { PCI_VDEVICE(MARVELL_EXT, 0x9485), chip_9485 }, /* Marvell 9480/9485 (any vendor/model) */
706 { PCI_VDEVICE(OCZ, 0x1021), chip_9485}, /* OCZ RevoDrive3 */
707 { PCI_VDEVICE(OCZ, 0x1022), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
708 { PCI_VDEVICE(OCZ, 0x1040), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
709 { PCI_VDEVICE(OCZ, 0x1041), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
710 { PCI_VDEVICE(OCZ, 0x1042), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
711 { PCI_VDEVICE(OCZ, 0x1043), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
712 { PCI_VDEVICE(OCZ, 0x1044), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
713 { PCI_VDEVICE(OCZ, 0x1080), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
714 { PCI_VDEVICE(OCZ, 0x1083), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
715 { PCI_VDEVICE(OCZ, 0x1084), chip_9485}, /* OCZ RevoDrive3/zDriveR4 (exact model unknown) */
716
717 { } /* terminate list */
718};
719
720static struct pci_driver mvs_pci_driver = {
721 .name = DRV_NAME,
722 .id_table = mvs_pci_table,
723 .probe = mvs_pci_init,
724 .remove = mvs_pci_remove,
725};
726
727static ssize_t
728mvs_show_driver_version(struct device *cdev,
729 struct device_attribute *attr, char *buffer)
730{
731 return snprintf(buffer, PAGE_SIZE, "%s\n", DRV_VERSION);
732}
733
734static DEVICE_ATTR(driver_version,
735 S_IRUGO,
736 mvs_show_driver_version,
737 NULL);
738
739static ssize_t
740mvs_store_interrupt_coalescing(struct device *cdev,
741 struct device_attribute *attr,
742 const char *buffer, size_t size)
743{
744 unsigned int val = 0;
745 struct mvs_info *mvi = NULL;
746 struct Scsi_Host *shost = class_to_shost(cdev);
747 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
748 u8 i, core_nr;
749 if (buffer == NULL)
750 return size;
751
752 if (sscanf(buffer, "%u", &val) != 1)
753 return -EINVAL;
754
755 if (val >= 0x10000) {
756 mv_dprintk("interrupt coalescing timer %d us is"
757 "too long\n", val);
758 return strlen(buffer);
759 }
760
761 interrupt_coalescing = val;
762
763 core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
764 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[0];
765
766 if (unlikely(!mvi))
767 return -EINVAL;
768
769 for (i = 0; i < core_nr; i++) {
770 mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[i];
771 if (MVS_CHIP_DISP->tune_interrupt)
772 MVS_CHIP_DISP->tune_interrupt(mvi,
773 interrupt_coalescing);
774 }
775 mv_dprintk("set interrupt coalescing time to %d us\n",
776 interrupt_coalescing);
777 return strlen(buffer);
778}
779
780static ssize_t mvs_show_interrupt_coalescing(struct device *cdev,
781 struct device_attribute *attr, char *buffer)
782{
783 return snprintf(buffer, PAGE_SIZE, "%d\n", interrupt_coalescing);
784}
785
786static DEVICE_ATTR(interrupt_coalescing,
787 S_IRUGO|S_IWUSR,
788 mvs_show_interrupt_coalescing,
789 mvs_store_interrupt_coalescing);
790
791/* task handler */
792struct task_struct *mvs_th;
793static int __init mvs_init(void)
794{
795 int rc;
796 mvs_stt = sas_domain_attach_transport(&mvs_transport_ops);
797 if (!mvs_stt)
798 return -ENOMEM;
799
800 rc = pci_register_driver(&mvs_pci_driver);
801 if (rc)
802 goto err_out;
803
804 return 0;
805
806err_out:
807 sas_release_transport(mvs_stt);
808 return rc;
809}
810
811static void __exit mvs_exit(void)
812{
813 pci_unregister_driver(&mvs_pci_driver);
814 sas_release_transport(mvs_stt);
815}
816
817struct device_attribute *mvst_host_attrs[] = {
818 &dev_attr_driver_version,
819 &dev_attr_interrupt_coalescing,
820 NULL,
821};
822
823module_init(mvs_init);
824module_exit(mvs_exit);
825
826MODULE_AUTHOR("Jeff Garzik <jgarzik@pobox.com>");
827MODULE_DESCRIPTION("Marvell 88SE6440 SAS/SATA controller driver");
828MODULE_VERSION(DRV_VERSION);
829MODULE_LICENSE("GPL");
830#ifdef CONFIG_PCI
831MODULE_DEVICE_TABLE(pci, mvs_pci_table);
832#endif