Linux Audio

Check our new training course

Loading...
v6.8
  1/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
  2/*
  3 * Copyright (C) 2005-2014, 2018-2021 Intel Corporation
  4 * Copyright (C) 2016-2017 Intel Deutschland GmbH
  5 * Copyright (C) 2018-2023 Intel Corporation
  6 */
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  7#ifndef __IWL_CONFIG_H__
  8#define __IWL_CONFIG_H__
  9
 10#include <linux/types.h>
 11#include <linux/netdevice.h>
 12#include <linux/ieee80211.h>
 13#include <linux/nl80211.h>
 14#include "iwl-csr.h"
 15
 16enum iwl_device_family {
 17	IWL_DEVICE_FAMILY_UNDEFINED,
 18	IWL_DEVICE_FAMILY_1000,
 19	IWL_DEVICE_FAMILY_100,
 20	IWL_DEVICE_FAMILY_2000,
 21	IWL_DEVICE_FAMILY_2030,
 22	IWL_DEVICE_FAMILY_105,
 23	IWL_DEVICE_FAMILY_135,
 24	IWL_DEVICE_FAMILY_5000,
 25	IWL_DEVICE_FAMILY_5150,
 26	IWL_DEVICE_FAMILY_6000,
 27	IWL_DEVICE_FAMILY_6000i,
 28	IWL_DEVICE_FAMILY_6005,
 29	IWL_DEVICE_FAMILY_6030,
 30	IWL_DEVICE_FAMILY_6050,
 31	IWL_DEVICE_FAMILY_6150,
 32	IWL_DEVICE_FAMILY_7000,
 33	IWL_DEVICE_FAMILY_8000,
 34	IWL_DEVICE_FAMILY_9000,
 35	IWL_DEVICE_FAMILY_22000,
 36	IWL_DEVICE_FAMILY_AX210,
 37	IWL_DEVICE_FAMILY_BZ,
 38	IWL_DEVICE_FAMILY_SC,
 39};
 40
 41/*
 42 * LED mode
 43 *    IWL_LED_DEFAULT:  use device default
 44 *    IWL_LED_RF_STATE: turn LED on/off based on RF state
 45 *			LED ON  = RF ON
 46 *			LED OFF = RF OFF
 47 *    IWL_LED_BLINK:    adjust led blink rate based on blink table
 48 *    IWL_LED_DISABLE:	led disabled
 49 */
 50enum iwl_led_mode {
 51	IWL_LED_DEFAULT,
 52	IWL_LED_RF_STATE,
 53	IWL_LED_BLINK,
 54	IWL_LED_DISABLE,
 55};
 56
 57/**
 58 * enum iwl_nvm_type - nvm formats
 59 * @IWL_NVM: the regular format
 60 * @IWL_NVM_EXT: extended NVM format
 61 * @IWL_NVM_SDP: NVM format used by 3168 series
 62 */
 63enum iwl_nvm_type {
 64	IWL_NVM,
 65	IWL_NVM_EXT,
 66	IWL_NVM_SDP,
 67};
 68
 69/*
 70 * This is the threshold value of plcp error rate per 100mSecs.  It is
 71 * used to set and check for the validity of plcp_delta.
 72 */
 73#define IWL_MAX_PLCP_ERR_THRESHOLD_MIN		1
 74#define IWL_MAX_PLCP_ERR_THRESHOLD_DEF		50
 75#define IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF	100
 76#define IWL_MAX_PLCP_ERR_EXT_LONG_THRESHOLD_DEF	200
 77#define IWL_MAX_PLCP_ERR_THRESHOLD_MAX		255
 78#define IWL_MAX_PLCP_ERR_THRESHOLD_DISABLE	0
 79
 80/* TX queue watchdog timeouts in mSecs */
 81#define IWL_WATCHDOG_DISABLED	0
 82#define IWL_DEF_WD_TIMEOUT	2500
 83#define IWL_LONG_WD_TIMEOUT	10000
 84#define IWL_MAX_WD_TIMEOUT	120000
 85
 86#define IWL_DEFAULT_MAX_TX_POWER 22
 87#define IWL_TX_CSUM_NETIF_FLAGS (NETIF_F_IPV6_CSUM | NETIF_F_IP_CSUM |\
 88				 NETIF_F_TSO | NETIF_F_TSO6)
 89#define IWL_CSUM_NETIF_FLAGS_MASK (IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM)
 90
 91/* Antenna presence definitions */
 92#define	ANT_NONE	0x0
 93#define	ANT_INVALID	0xff
 94#define	ANT_A		BIT(0)
 95#define	ANT_B		BIT(1)
 96#define ANT_C		BIT(2)
 97#define	ANT_AB		(ANT_A | ANT_B)
 98#define	ANT_AC		(ANT_A | ANT_C)
 99#define ANT_BC		(ANT_B | ANT_C)
100#define ANT_ABC		(ANT_A | ANT_B | ANT_C)
101
102
103static inline u8 num_of_ant(u8 mask)
104{
105	return  !!((mask) & ANT_A) +
106		!!((mask) & ANT_B) +
107		!!((mask) & ANT_C);
108}
109
110/**
111 * struct iwl_base_params - params not likely to change within a device family
112 * @max_ll_items: max number of OTP blocks
113 * @shadow_ram_support: shadow support for OTP memory
114 * @led_compensation: compensate on the led on/off time per HW according
115 *	to the deviation to achieve the desired led frequency.
116 *	The detail algorithm is described in iwl-led.c
117 * @wd_timeout: TX queues watchdog timeout
118 * @max_event_log_size: size of event log buffer size for ucode event logging
119 * @shadow_reg_enable: HW shadow register support
120 * @apmg_wake_up_wa: should the MAC access REQ be asserted when a command
121 *	is in flight. This is due to a HW bug in 7260, 3160 and 7265.
122 * @scd_chain_ext_wa: should the chain extension feature in SCD be disabled.
123 * @max_tfd_queue_size: max number of entries in tfd queue.
124 */
125struct iwl_base_params {
126	unsigned int wd_timeout;
127
128	u16 eeprom_size;
129	u16 max_event_log_size;
130
131	u8 pll_cfg:1, /* for iwl_pcie_apm_init() */
132	   shadow_ram_support:1,
133	   shadow_reg_enable:1,
134	   pcie_l1_allowed:1,
135	   apmg_wake_up_wa:1,
136	   scd_chain_ext_wa:1;
137
138	u16 num_of_queues;	/* def: HW dependent */
139	u32 max_tfd_queue_size;	/* def: HW dependent */
140
141	u8 max_ll_items;
142	u8 led_compensation;
143};
144
145/*
146 * @stbc: support Tx STBC and 1*SS Rx STBC
147 * @ldpc: support Tx/Rx with LDPC
148 * @use_rts_for_aggregation: use rts/cts protection for HT traffic
149 * @ht40_bands: bitmap of bands (using %NL80211_BAND_*) that support HT40
150 */
151struct iwl_ht_params {
152	u8 ht_greenfield_support:1,
153	   stbc:1,
154	   ldpc:1,
155	   use_rts_for_aggregation:1;
156	u8 ht40_bands;
157};
158
159/*
160 * Tx-backoff threshold
161 * @temperature: The threshold in Celsius
162 * @backoff: The tx-backoff in uSec
163 */
164struct iwl_tt_tx_backoff {
165	s32 temperature;
166	u32 backoff;
167};
168
169#define TT_TX_BACKOFF_SIZE 6
170
171/**
172 * struct iwl_tt_params - thermal throttling parameters
173 * @ct_kill_entry: CT Kill entry threshold
174 * @ct_kill_exit: CT Kill exit threshold
175 * @ct_kill_duration: The time  intervals (in uSec) in which the driver needs
176 *	to checks whether to exit CT Kill.
177 * @dynamic_smps_entry: Dynamic SMPS entry threshold
178 * @dynamic_smps_exit: Dynamic SMPS exit threshold
179 * @tx_protection_entry: TX protection entry threshold
180 * @tx_protection_exit: TX protection exit threshold
181 * @tx_backoff: Array of thresholds for tx-backoff , in ascending order.
182 * @support_ct_kill: Support CT Kill?
183 * @support_dynamic_smps: Support dynamic SMPS?
184 * @support_tx_protection: Support tx protection?
185 * @support_tx_backoff: Support tx-backoff?
186 */
187struct iwl_tt_params {
188	u32 ct_kill_entry;
189	u32 ct_kill_exit;
190	u32 ct_kill_duration;
191	u32 dynamic_smps_entry;
192	u32 dynamic_smps_exit;
193	u32 tx_protection_entry;
194	u32 tx_protection_exit;
195	struct iwl_tt_tx_backoff tx_backoff[TT_TX_BACKOFF_SIZE];
196	u8 support_ct_kill:1,
197	   support_dynamic_smps:1,
198	   support_tx_protection:1,
199	   support_tx_backoff:1;
200};
201
202/*
203 * information on how to parse the EEPROM
204 */
205#define EEPROM_REG_BAND_1_CHANNELS		0x08
206#define EEPROM_REG_BAND_2_CHANNELS		0x26
207#define EEPROM_REG_BAND_3_CHANNELS		0x42
208#define EEPROM_REG_BAND_4_CHANNELS		0x5C
209#define EEPROM_REG_BAND_5_CHANNELS		0x74
210#define EEPROM_REG_BAND_24_HT40_CHANNELS	0x82
211#define EEPROM_REG_BAND_52_HT40_CHANNELS	0x92
212#define EEPROM_6000_REG_BAND_24_HT40_CHANNELS	0x80
213#define EEPROM_REGULATORY_BAND_NO_HT40		0
214
215/* lower blocks contain EEPROM image and calibration data */
216#define OTP_LOW_IMAGE_SIZE_2K		(2 * 512 * sizeof(u16))  /*  2 KB */
217#define OTP_LOW_IMAGE_SIZE_16K		(16 * 512 * sizeof(u16)) /* 16 KB */
218#define OTP_LOW_IMAGE_SIZE_32K		(32 * 512 * sizeof(u16)) /* 32 KB */
 
 
219
220struct iwl_eeprom_params {
221	const u8 regulatory_bands[7];
222	bool enhanced_txpower;
223};
224
225/* Tx-backoff power threshold
226 * @pwr: The power limit in mw
227 * @backoff: The tx-backoff in uSec
228 */
229struct iwl_pwr_tx_backoff {
230	u32 pwr;
231	u32 backoff;
232};
233
234enum iwl_cfg_trans_ltr_delay {
235	IWL_CFG_TRANS_LTR_DELAY_NONE	= 0,
236	IWL_CFG_TRANS_LTR_DELAY_200US	= 1,
237	IWL_CFG_TRANS_LTR_DELAY_2500US	= 2,
238	IWL_CFG_TRANS_LTR_DELAY_1820US	= 3,
239};
240
241/**
242 * struct iwl_cfg_trans - information needed to start the trans
243 *
244 * These values are specific to the device ID and do not change when
245 * multiple configs are used for a single device ID.  They values are
246 * used, among other things, to boot the NIC so that the HW REV or
247 * RFID can be read before deciding the remaining parameters to use.
248 *
249 * @base_params: pointer to basic parameters
250 * @device_family: the device family
251 * @umac_prph_offset: offset to add to UMAC periphery address
252 * @xtal_latency: power up latency to get the xtal stabilized
253 * @extra_phy_cfg_flags: extra configuration flags to pass to the PHY
254 * @rf_id: need to read rf_id to determine the firmware image
255 * @gen2: 22000 and on transport operation
256 * @mq_rx_supported: multi-queue rx support
257 * @integrated: discrete or integrated
258 * @low_latency_xtal: use the low latency xtal if supported
259 * @ltr_delay: LTR delay parameter, &enum iwl_cfg_trans_ltr_delay.
260 * @imr_enabled: use the IMR if supported.
261 */
262struct iwl_cfg_trans_params {
263	const struct iwl_base_params *base_params;
264	enum iwl_device_family device_family;
265	u32 umac_prph_offset;
266	u32 xtal_latency;
267	u32 extra_phy_cfg_flags;
268	u32 rf_id:1,
269	    gen2:1,
270	    mq_rx_supported:1,
271	    integrated:1,
272	    low_latency_xtal:1,
273	    bisr_workaround:1,
274	    ltr_delay:2,
275	    imr_enabled:1;
276};
277
278/**
279 * struct iwl_fw_mon_reg - FW monitor register info
280 * @addr: register address
281 * @mask: register mask
282 */
283struct iwl_fw_mon_reg {
284	u32 addr;
285	u32 mask;
286};
287
288/**
289 * struct iwl_fw_mon_regs - FW monitor registers
290 * @write_ptr: write pointer register
291 * @cycle_cnt: cycle count register
292 * @cur_frag: current fragment in use
293 */
294struct iwl_fw_mon_regs {
295	struct iwl_fw_mon_reg write_ptr;
296	struct iwl_fw_mon_reg cycle_cnt;
297	struct iwl_fw_mon_reg cur_frag;
298};
299
300/**
301 * struct iwl_cfg
302 * @trans: the trans-specific configuration part
303 * @name: Official name of the device
304 * @fw_name_pre: Firmware filename prefix. The api version and extension
305 *	(.ucode) will be added to filename before loading from disk. The
306 *	filename is constructed as <fw_name_pre>-<api>.ucode.
307 * @fw_name_mac: MAC name for this config, the remaining pieces of the
308 *	name will be generated dynamically
 
 
309 * @ucode_api_max: Highest version of uCode API supported by driver.
310 * @ucode_api_min: Lowest version of uCode API supported by driver.
311 * @max_inst_size: The maximal length of the fw inst section (only DVM)
312 * @max_data_size: The maximal length of the fw data section (only DVM)
313 * @valid_tx_ant: valid transmit antenna
314 * @valid_rx_ant: valid receive antenna
315 * @non_shared_ant: the antenna that is for WiFi only
316 * @nvm_ver: NVM version
317 * @nvm_calib_ver: NVM calibration version
 
 
318 * @ht_params: point to ht parameters
319 * @led_mode: 0=blinking, 1=On(RF On)/Off(RF Off)
320 * @rx_with_siso_diversity: 1x1 device with rx antenna diversity
321 * @tx_with_siso_diversity: 1x1 device with tx antenna diversity
322 * @internal_wimax_coex: internal wifi/wimax combo device
323 * @high_temp: Is this NIC is designated to be in high temperature.
324 * @host_interrupt_operation_mode: device needs host interrupt operation
325 *	mode set
326 * @nvm_hw_section_num: the ID of the HW NVM section
327 * @mac_addr_from_csr: read HW address from CSR registers at this offset
328 * @features: hw features, any combination of feature_passlist
329 * @pwr_tx_backoffs: translation table between power limits and backoffs
 
330 * @max_tx_agg_size: max TX aggregation size of the ADDBA request/response
 
 
 
 
331 * @dccm_offset: offset from which DCCM begins
332 * @dccm_len: length of DCCM (including runtime stack CCM)
333 * @dccm2_offset: offset from which the second DCCM begins
334 * @dccm2_len: length of the second DCCM
335 * @smem_offset: offset from which the SMEM begins
336 * @smem_len: the length of SMEM
 
337 * @vht_mu_mimo_supported: VHT MU-MIMO support
 
 
 
338 * @cdb: CDB support
339 * @nvm_type: see &enum iwl_nvm_type
340 * @d3_debug_data_base_addr: base address where D3 debug data is stored
341 * @d3_debug_data_length: length of the D3 debug data
342 * @min_txq_size: minimum number of slots required in a TX queue
343 * @uhb_supported: ultra high band channels supported
344 * @min_ba_txq_size: minimum number of slots required in a TX queue which
345 *	based on hardware support (HE - 256, EHT - 1K).
346 * @num_rbds: number of receive buffer descriptors to use
347 *	(only used for multi-queue capable devices)
348 *
349 * We enable the driver to be backward compatible wrt. hardware features.
350 * API differences in uCode shouldn't be handled here but through TLVs
351 * and/or the uCode API version instead.
352 */
353struct iwl_cfg {
354	struct iwl_cfg_trans_params trans;
355	/* params specific to an individual device within a device family */
356	const char *name;
357	const char *fw_name_pre;
358	const char *fw_name_mac;
 
 
 
359	/* params likely to change within a device family */
360	const struct iwl_ht_params *ht_params;
361	const struct iwl_eeprom_params *eeprom_params;
362	const struct iwl_pwr_tx_backoff *pwr_tx_backoffs;
363	const char *default_nvm_file_C_step;
364	const struct iwl_tt_params *thermal_params;
 
365	enum iwl_led_mode led_mode;
366	enum iwl_nvm_type nvm_type;
367	u32 max_data_size;
368	u32 max_inst_size;
369	netdev_features_t features;
370	u32 dccm_offset;
371	u32 dccm_len;
372	u32 dccm2_offset;
373	u32 dccm2_len;
374	u32 smem_offset;
375	u32 smem_len;
 
376	u16 nvm_ver;
377	u16 nvm_calib_ver;
378	u32 rx_with_siso_diversity:1,
379	    tx_with_siso_diversity:1,
380	    internal_wimax_coex:1,
381	    host_interrupt_operation_mode:1,
382	    high_temp:1,
383	    mac_addr_from_csr:10,
384	    lp_xtal_workaround:1,
 
385	    apmg_not_supported:1,
 
386	    vht_mu_mimo_supported:1,
 
 
 
 
387	    cdb:1,
388	    dbgc_supported:1,
389	    uhb_supported:1;
390	u8 valid_tx_ant;
391	u8 valid_rx_ant;
392	u8 non_shared_ant;
393	u8 nvm_hw_section_num;
 
394	u8 max_tx_agg_size;
 
 
395	u8 ucode_api_max;
396	u8 ucode_api_min;
397	u16 num_rbds;
398	u32 min_umac_error_event_table;
399	u32 d3_debug_data_base_addr;
400	u32 d3_debug_data_length;
401	u32 min_txq_size;
402	u32 gp2_reg_addr;
403	u32 min_ba_txq_size;
404	const struct iwl_fw_mon_regs mon_dram_regs;
405	const struct iwl_fw_mon_regs mon_smem_regs;
406	const struct iwl_fw_mon_regs mon_dbgi_regs;
407};
408
409#define IWL_CFG_ANY (~0)
410
411#define IWL_CFG_MAC_TYPE_PU		0x31
412#define IWL_CFG_MAC_TYPE_TH		0x32
413#define IWL_CFG_MAC_TYPE_QU		0x33
414#define IWL_CFG_MAC_TYPE_QUZ		0x35
415#define IWL_CFG_MAC_TYPE_SO		0x37
416#define IWL_CFG_MAC_TYPE_SOF		0x43
417#define IWL_CFG_MAC_TYPE_MA		0x44
418#define IWL_CFG_MAC_TYPE_BZ		0x46
419#define IWL_CFG_MAC_TYPE_GL		0x47
420#define IWL_CFG_MAC_TYPE_SC		0x48
421
422#define IWL_CFG_RF_TYPE_TH		0x105
423#define IWL_CFG_RF_TYPE_TH1		0x108
424#define IWL_CFG_RF_TYPE_JF2		0x105
425#define IWL_CFG_RF_TYPE_JF1		0x108
426#define IWL_CFG_RF_TYPE_HR2		0x10A
427#define IWL_CFG_RF_TYPE_HR1		0x10C
428#define IWL_CFG_RF_TYPE_GF		0x10D
429#define IWL_CFG_RF_TYPE_MR		0x110
430#define IWL_CFG_RF_TYPE_MS		0x111
431#define IWL_CFG_RF_TYPE_FM		0x112
432#define IWL_CFG_RF_TYPE_WH		0x113
433
434#define IWL_CFG_RF_ID_TH		0x1
435#define IWL_CFG_RF_ID_TH1		0x1
436#define IWL_CFG_RF_ID_JF		0x3
437#define IWL_CFG_RF_ID_JF1		0x6
438#define IWL_CFG_RF_ID_JF1_DIV		0xA
439#define IWL_CFG_RF_ID_HR		0x7
440#define IWL_CFG_RF_ID_HR1		0x4
441
442#define IWL_CFG_NO_160			0x1
443#define IWL_CFG_160			0x0
444
445#define IWL_CFG_CORES_BT		0x0
446#define IWL_CFG_CORES_BT_GNSS		0x5
447
448#define IWL_CFG_NO_CDB			0x0
449#define IWL_CFG_CDB			0x1
450
451#define IWL_CFG_NO_JACKET		0x0
452#define IWL_CFG_IS_JACKET		0x1
453
454#define IWL_SUBDEVICE_RF_ID(subdevice)	((u16)((subdevice) & 0x00F0) >> 4)
455#define IWL_SUBDEVICE_NO_160(subdevice)	((u16)((subdevice) & 0x0200) >> 9)
456#define IWL_SUBDEVICE_CORES(subdevice)	((u16)((subdevice) & 0x1C00) >> 10)
457
458struct iwl_dev_info {
459	u16 device;
460	u16 subdevice;
461	u16 mac_type;
462	u16 rf_type;
463	u8 mac_step;
464	u8 rf_step;
465	u8 rf_id;
466	u8 no_160;
467	u8 cores;
468	u8 cdb;
469	u8 jacket;
470	const struct iwl_cfg *cfg;
471	const char *name;
472};
473
474/*
475 * This list declares the config structures for all devices.
476 */
477extern const struct iwl_cfg_trans_params iwl9000_trans_cfg;
478extern const struct iwl_cfg_trans_params iwl9560_trans_cfg;
479extern const struct iwl_cfg_trans_params iwl9560_long_latency_trans_cfg;
480extern const struct iwl_cfg_trans_params iwl9560_shared_clk_trans_cfg;
481extern const struct iwl_cfg_trans_params iwl_qu_trans_cfg;
482extern const struct iwl_cfg_trans_params iwl_qu_medium_latency_trans_cfg;
483extern const struct iwl_cfg_trans_params iwl_qu_long_latency_trans_cfg;
484extern const struct iwl_cfg_trans_params iwl_ax200_trans_cfg;
485extern const struct iwl_cfg_trans_params iwl_so_trans_cfg;
486extern const struct iwl_cfg_trans_params iwl_so_long_latency_trans_cfg;
487extern const struct iwl_cfg_trans_params iwl_so_long_latency_imr_trans_cfg;
488extern const struct iwl_cfg_trans_params iwl_ma_trans_cfg;
489extern const struct iwl_cfg_trans_params iwl_bz_trans_cfg;
490extern const struct iwl_cfg_trans_params iwl_sc_trans_cfg;
491extern const char iwl9162_name[];
492extern const char iwl9260_name[];
493extern const char iwl9260_1_name[];
494extern const char iwl9270_name[];
495extern const char iwl9461_name[];
496extern const char iwl9462_name[];
497extern const char iwl9560_name[];
498extern const char iwl9162_160_name[];
499extern const char iwl9260_160_name[];
500extern const char iwl9270_160_name[];
501extern const char iwl9461_160_name[];
502extern const char iwl9462_160_name[];
503extern const char iwl9560_160_name[];
504extern const char iwl9260_killer_1550_name[];
505extern const char iwl9560_killer_1550i_name[];
506extern const char iwl9560_killer_1550s_name[];
507extern const char iwl_ax200_name[];
508extern const char iwl_ax203_name[];
509extern const char iwl_ax204_name[];
510extern const char iwl_ax201_name[];
511extern const char iwl_ax101_name[];
512extern const char iwl_ax200_killer_1650w_name[];
513extern const char iwl_ax200_killer_1650x_name[];
514extern const char iwl_ax201_killer_1650s_name[];
515extern const char iwl_ax201_killer_1650i_name[];
516extern const char iwl_ax210_killer_1675w_name[];
517extern const char iwl_ax210_killer_1675x_name[];
518extern const char iwl9560_killer_1550i_160_name[];
519extern const char iwl9560_killer_1550s_160_name[];
520extern const char iwl_ax211_killer_1675s_name[];
521extern const char iwl_ax211_killer_1675i_name[];
522extern const char iwl_ax411_killer_1690s_name[];
523extern const char iwl_ax411_killer_1690i_name[];
524extern const char iwl_ax211_name[];
525extern const char iwl_ax221_name[];
526extern const char iwl_ax231_name[];
527extern const char iwl_ax411_name[];
528extern const char iwl_bz_name[];
529extern const char iwl_sc_name[];
530#if IS_ENABLED(CONFIG_IWLDVM)
531extern const struct iwl_cfg iwl5300_agn_cfg;
532extern const struct iwl_cfg iwl5100_agn_cfg;
533extern const struct iwl_cfg iwl5350_agn_cfg;
534extern const struct iwl_cfg iwl5100_bgn_cfg;
535extern const struct iwl_cfg iwl5100_abg_cfg;
536extern const struct iwl_cfg iwl5150_agn_cfg;
537extern const struct iwl_cfg iwl5150_abg_cfg;
538extern const struct iwl_cfg iwl6005_2agn_cfg;
539extern const struct iwl_cfg iwl6005_2abg_cfg;
540extern const struct iwl_cfg iwl6005_2bg_cfg;
541extern const struct iwl_cfg iwl6005_2agn_sff_cfg;
542extern const struct iwl_cfg iwl6005_2agn_d_cfg;
543extern const struct iwl_cfg iwl6005_2agn_mow1_cfg;
544extern const struct iwl_cfg iwl6005_2agn_mow2_cfg;
545extern const struct iwl_cfg iwl1030_bgn_cfg;
546extern const struct iwl_cfg iwl1030_bg_cfg;
547extern const struct iwl_cfg iwl6030_2agn_cfg;
548extern const struct iwl_cfg iwl6030_2abg_cfg;
549extern const struct iwl_cfg iwl6030_2bgn_cfg;
550extern const struct iwl_cfg iwl6030_2bg_cfg;
551extern const struct iwl_cfg iwl6000i_2agn_cfg;
552extern const struct iwl_cfg iwl6000i_2abg_cfg;
553extern const struct iwl_cfg iwl6000i_2bg_cfg;
554extern const struct iwl_cfg iwl6000_3agn_cfg;
555extern const struct iwl_cfg iwl6050_2agn_cfg;
556extern const struct iwl_cfg iwl6050_2abg_cfg;
557extern const struct iwl_cfg iwl6150_bgn_cfg;
558extern const struct iwl_cfg iwl6150_bg_cfg;
559extern const struct iwl_cfg iwl1000_bgn_cfg;
560extern const struct iwl_cfg iwl1000_bg_cfg;
561extern const struct iwl_cfg iwl100_bgn_cfg;
562extern const struct iwl_cfg iwl100_bg_cfg;
563extern const struct iwl_cfg iwl130_bgn_cfg;
564extern const struct iwl_cfg iwl130_bg_cfg;
565extern const struct iwl_cfg iwl2000_2bgn_cfg;
566extern const struct iwl_cfg iwl2000_2bgn_d_cfg;
567extern const struct iwl_cfg iwl2030_2bgn_cfg;
568extern const struct iwl_cfg iwl6035_2agn_cfg;
569extern const struct iwl_cfg iwl6035_2agn_sff_cfg;
570extern const struct iwl_cfg iwl105_bgn_cfg;
571extern const struct iwl_cfg iwl105_bgn_d_cfg;
572extern const struct iwl_cfg iwl135_bgn_cfg;
573#endif /* CONFIG_IWLDVM */
574#if IS_ENABLED(CONFIG_IWLMVM)
575extern const struct iwl_ht_params iwl_22000_ht_params;
576extern const struct iwl_cfg iwl7260_2ac_cfg;
577extern const struct iwl_cfg iwl7260_2ac_cfg_high_temp;
578extern const struct iwl_cfg iwl7260_2n_cfg;
579extern const struct iwl_cfg iwl7260_n_cfg;
580extern const struct iwl_cfg iwl3160_2ac_cfg;
581extern const struct iwl_cfg iwl3160_2n_cfg;
582extern const struct iwl_cfg iwl3160_n_cfg;
583extern const struct iwl_cfg iwl3165_2ac_cfg;
584extern const struct iwl_cfg iwl3168_2ac_cfg;
585extern const struct iwl_cfg iwl7265_2ac_cfg;
586extern const struct iwl_cfg iwl7265_2n_cfg;
587extern const struct iwl_cfg iwl7265_n_cfg;
588extern const struct iwl_cfg iwl7265d_2ac_cfg;
589extern const struct iwl_cfg iwl7265d_2n_cfg;
590extern const struct iwl_cfg iwl7265d_n_cfg;
591extern const struct iwl_cfg iwl8260_2n_cfg;
592extern const struct iwl_cfg iwl8260_2ac_cfg;
593extern const struct iwl_cfg iwl8265_2ac_cfg;
594extern const struct iwl_cfg iwl8275_2ac_cfg;
595extern const struct iwl_cfg iwl4165_2ac_cfg;
 
596extern const struct iwl_cfg iwl9260_2ac_cfg;
597extern const struct iwl_cfg iwl9560_qu_b0_jf_b0_cfg;
598extern const struct iwl_cfg iwl9560_qu_c0_jf_b0_cfg;
599extern const struct iwl_cfg iwl9560_quz_a0_jf_b0_cfg;
 
 
 
600extern const struct iwl_cfg iwl9560_2ac_cfg_soc;
601extern const struct iwl_cfg iwl_qu_b0_hr1_b0;
602extern const struct iwl_cfg iwl_qu_c0_hr1_b0;
603extern const struct iwl_cfg iwl_quz_a0_hr1_b0;
604extern const struct iwl_cfg iwl_qu_b0_hr_b0;
605extern const struct iwl_cfg iwl_qu_c0_hr_b0;
606extern const struct iwl_cfg iwl_ax200_cfg_cc;
607extern const struct iwl_cfg iwl_ax201_cfg_qu_hr;
608extern const struct iwl_cfg iwl_ax201_cfg_qu_c0_hr_b0;
609extern const struct iwl_cfg iwl_ax201_cfg_quz_hr;
610extern const struct iwl_cfg iwl_ax1650i_cfg_quz_hr;
611extern const struct iwl_cfg iwl_ax1650s_cfg_quz_hr;
612extern const struct iwl_cfg killer1650s_2ax_cfg_qu_b0_hr_b0;
613extern const struct iwl_cfg killer1650i_2ax_cfg_qu_b0_hr_b0;
614extern const struct iwl_cfg killer1650s_2ax_cfg_qu_c0_hr_b0;
615extern const struct iwl_cfg killer1650i_2ax_cfg_qu_c0_hr_b0;
616extern const struct iwl_cfg killer1650x_2ax_cfg;
617extern const struct iwl_cfg killer1650w_2ax_cfg;
618extern const struct iwl_cfg iwlax210_2ax_cfg_so_jf_b0;
619extern const struct iwl_cfg iwlax211_2ax_cfg_so_gf_a0;
620extern const struct iwl_cfg iwlax211_2ax_cfg_so_gf_a0_long;
621extern const struct iwl_cfg iwlax210_2ax_cfg_ty_gf_a0;
622extern const struct iwl_cfg iwlax411_2ax_cfg_so_gf4_a0;
623extern const struct iwl_cfg iwlax411_2ax_cfg_so_gf4_a0_long;
624
625extern const struct iwl_cfg iwl_cfg_ma;
626
627extern const struct iwl_cfg iwl_cfg_so_a0_hr_a0;
628extern const struct iwl_cfg iwl_cfg_so_a0_ms_a0;
629extern const struct iwl_cfg iwl_cfg_quz_a0_hr_b0;
630
631extern const struct iwl_cfg iwl_cfg_bz;
632extern const struct iwl_cfg iwl_cfg_gl;
633
634extern const struct iwl_cfg iwl_cfg_sc;
635#endif /* CONFIG_IWLMVM */
636
637#endif /* __IWL_CONFIG_H__ */
v4.17
  1/******************************************************************************
  2 *
  3 * This file is provided under a dual BSD/GPLv2 license.  When using or
  4 * redistributing this file, you may do so under either license.
  5 *
  6 * GPL LICENSE SUMMARY
  7 *
  8 * Copyright(c) 2007 - 2014 Intel Corporation. All rights reserved.
  9 * Copyright (C) 2016 - 2017 Intel Deutschland GmbH
 10 *
 11 * This program is free software; you can redistribute it and/or modify
 12 * it under the terms of version 2 of the GNU General Public License as
 13 * published by the Free Software Foundation.
 14 *
 15 * This program is distributed in the hope that it will be useful, but
 16 * WITHOUT ANY WARRANTY; without even the implied warranty of
 17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 18 * General Public License for more details.
 19 *
 20 * You should have received a copy of the GNU General Public License
 21 * along with this program; if not, write to the Free Software
 22 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
 23 * USA
 24 *
 25 * The full GNU General Public License is included in this distribution
 26 * in the file called COPYING.
 27 *
 28 * Contact Information:
 29 *  Intel Linux Wireless <linuxwifi@intel.com>
 30 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
 31 *
 32 * BSD LICENSE
 33 *
 34 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
 35 * Copyright (C) 2016 - 2017 Intel Deutschland GmbH
 36 * All rights reserved.
 37 *
 38 * Redistribution and use in source and binary forms, with or without
 39 * modification, are permitted provided that the following conditions
 40 * are met:
 41 *
 42 *  * Redistributions of source code must retain the above copyright
 43 *    notice, this list of conditions and the following disclaimer.
 44 *  * Redistributions in binary form must reproduce the above copyright
 45 *    notice, this list of conditions and the following disclaimer in
 46 *    the documentation and/or other materials provided with the
 47 *    distribution.
 48 *  * Neither the name Intel Corporation nor the names of its
 49 *    contributors may be used to endorse or promote products derived
 50 *    from this software without specific prior written permission.
 51 *
 52 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 53 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 54 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 55 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 56 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 57 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 58 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 59 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 60 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 61 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 62 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 63 *
 64 *****************************************************************************/
 65#ifndef __IWL_CONFIG_H__
 66#define __IWL_CONFIG_H__
 67
 68#include <linux/types.h>
 69#include <linux/netdevice.h>
 70#include <linux/ieee80211.h>
 71#include <linux/nl80211.h>
 
 72
 73enum iwl_device_family {
 74	IWL_DEVICE_FAMILY_UNDEFINED,
 75	IWL_DEVICE_FAMILY_1000,
 76	IWL_DEVICE_FAMILY_100,
 77	IWL_DEVICE_FAMILY_2000,
 78	IWL_DEVICE_FAMILY_2030,
 79	IWL_DEVICE_FAMILY_105,
 80	IWL_DEVICE_FAMILY_135,
 81	IWL_DEVICE_FAMILY_5000,
 82	IWL_DEVICE_FAMILY_5150,
 83	IWL_DEVICE_FAMILY_6000,
 84	IWL_DEVICE_FAMILY_6000i,
 85	IWL_DEVICE_FAMILY_6005,
 86	IWL_DEVICE_FAMILY_6030,
 87	IWL_DEVICE_FAMILY_6050,
 88	IWL_DEVICE_FAMILY_6150,
 89	IWL_DEVICE_FAMILY_7000,
 90	IWL_DEVICE_FAMILY_8000,
 91	IWL_DEVICE_FAMILY_9000,
 92	IWL_DEVICE_FAMILY_22000,
 
 
 
 93};
 94
 95/*
 96 * LED mode
 97 *    IWL_LED_DEFAULT:  use device default
 98 *    IWL_LED_RF_STATE: turn LED on/off based on RF state
 99 *			LED ON  = RF ON
100 *			LED OFF = RF OFF
101 *    IWL_LED_BLINK:    adjust led blink rate based on blink table
102 *    IWL_LED_DISABLE:	led disabled
103 */
104enum iwl_led_mode {
105	IWL_LED_DEFAULT,
106	IWL_LED_RF_STATE,
107	IWL_LED_BLINK,
108	IWL_LED_DISABLE,
109};
110
111/**
112 * enum iwl_nvm_type - nvm formats
113 * @IWL_NVM: the regular format
114 * @IWL_NVM_EXT: extended NVM format
115 * @IWL_NVM_SDP: NVM format used by 3168 series
116 */
117enum iwl_nvm_type {
118	IWL_NVM,
119	IWL_NVM_EXT,
120	IWL_NVM_SDP,
121};
122
123/*
124 * This is the threshold value of plcp error rate per 100mSecs.  It is
125 * used to set and check for the validity of plcp_delta.
126 */
127#define IWL_MAX_PLCP_ERR_THRESHOLD_MIN		1
128#define IWL_MAX_PLCP_ERR_THRESHOLD_DEF		50
129#define IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF	100
130#define IWL_MAX_PLCP_ERR_EXT_LONG_THRESHOLD_DEF	200
131#define IWL_MAX_PLCP_ERR_THRESHOLD_MAX		255
132#define IWL_MAX_PLCP_ERR_THRESHOLD_DISABLE	0
133
134/* TX queue watchdog timeouts in mSecs */
135#define IWL_WATCHDOG_DISABLED	0
136#define IWL_DEF_WD_TIMEOUT	2500
137#define IWL_LONG_WD_TIMEOUT	10000
138#define IWL_MAX_WD_TIMEOUT	120000
139
140#define IWL_DEFAULT_MAX_TX_POWER 22
141#define IWL_TX_CSUM_NETIF_FLAGS (NETIF_F_IPV6_CSUM | NETIF_F_IP_CSUM |\
142				 NETIF_F_TSO | NETIF_F_TSO6)
 
143
144/* Antenna presence definitions */
145#define	ANT_NONE	0x0
146#define	ANT_INVALID	0xff
147#define	ANT_A		BIT(0)
148#define	ANT_B		BIT(1)
149#define ANT_C		BIT(2)
150#define	ANT_AB		(ANT_A | ANT_B)
151#define	ANT_AC		(ANT_A | ANT_C)
152#define ANT_BC		(ANT_B | ANT_C)
153#define ANT_ABC		(ANT_A | ANT_B | ANT_C)
154
 
155static inline u8 num_of_ant(u8 mask)
156{
157	return  !!((mask) & ANT_A) +
158		!!((mask) & ANT_B) +
159		!!((mask) & ANT_C);
160}
161
162/*
 
163 * @max_ll_items: max number of OTP blocks
164 * @shadow_ram_support: shadow support for OTP memory
165 * @led_compensation: compensate on the led on/off time per HW according
166 *	to the deviation to achieve the desired led frequency.
167 *	The detail algorithm is described in iwl-led.c
168 * @wd_timeout: TX queues watchdog timeout
169 * @max_event_log_size: size of event log buffer size for ucode event logging
170 * @shadow_reg_enable: HW shadow register support
171 * @apmg_wake_up_wa: should the MAC access REQ be asserted when a command
172 *	is in flight. This is due to a HW bug in 7260, 3160 and 7265.
173 * @scd_chain_ext_wa: should the chain extension feature in SCD be disabled.
 
174 */
175struct iwl_base_params {
176	unsigned int wd_timeout;
177
178	u16 eeprom_size;
179	u16 max_event_log_size;
180
181	u8 pll_cfg:1, /* for iwl_pcie_apm_init() */
182	   shadow_ram_support:1,
183	   shadow_reg_enable:1,
184	   pcie_l1_allowed:1,
185	   apmg_wake_up_wa:1,
186	   scd_chain_ext_wa:1;
187
188	u16 num_of_queues;	/* def: HW dependent */
 
189
190	u8 max_ll_items;
191	u8 led_compensation;
192};
193
194/*
195 * @stbc: support Tx STBC and 1*SS Rx STBC
196 * @ldpc: support Tx/Rx with LDPC
197 * @use_rts_for_aggregation: use rts/cts protection for HT traffic
198 * @ht40_bands: bitmap of bands (using %NL80211_BAND_*) that support HT40
199 */
200struct iwl_ht_params {
201	u8 ht_greenfield_support:1,
202	   stbc:1,
203	   ldpc:1,
204	   use_rts_for_aggregation:1;
205	u8 ht40_bands;
206};
207
208/*
209 * Tx-backoff threshold
210 * @temperature: The threshold in Celsius
211 * @backoff: The tx-backoff in uSec
212 */
213struct iwl_tt_tx_backoff {
214	s32 temperature;
215	u32 backoff;
216};
217
218#define TT_TX_BACKOFF_SIZE 6
219
220/**
221 * struct iwl_tt_params - thermal throttling parameters
222 * @ct_kill_entry: CT Kill entry threshold
223 * @ct_kill_exit: CT Kill exit threshold
224 * @ct_kill_duration: The time  intervals (in uSec) in which the driver needs
225 *	to checks whether to exit CT Kill.
226 * @dynamic_smps_entry: Dynamic SMPS entry threshold
227 * @dynamic_smps_exit: Dynamic SMPS exit threshold
228 * @tx_protection_entry: TX protection entry threshold
229 * @tx_protection_exit: TX protection exit threshold
230 * @tx_backoff: Array of thresholds for tx-backoff , in ascending order.
231 * @support_ct_kill: Support CT Kill?
232 * @support_dynamic_smps: Support dynamic SMPS?
233 * @support_tx_protection: Support tx protection?
234 * @support_tx_backoff: Support tx-backoff?
235 */
236struct iwl_tt_params {
237	u32 ct_kill_entry;
238	u32 ct_kill_exit;
239	u32 ct_kill_duration;
240	u32 dynamic_smps_entry;
241	u32 dynamic_smps_exit;
242	u32 tx_protection_entry;
243	u32 tx_protection_exit;
244	struct iwl_tt_tx_backoff tx_backoff[TT_TX_BACKOFF_SIZE];
245	u8 support_ct_kill:1,
246	   support_dynamic_smps:1,
247	   support_tx_protection:1,
248	   support_tx_backoff:1;
249};
250
251/*
252 * information on how to parse the EEPROM
253 */
254#define EEPROM_REG_BAND_1_CHANNELS		0x08
255#define EEPROM_REG_BAND_2_CHANNELS		0x26
256#define EEPROM_REG_BAND_3_CHANNELS		0x42
257#define EEPROM_REG_BAND_4_CHANNELS		0x5C
258#define EEPROM_REG_BAND_5_CHANNELS		0x74
259#define EEPROM_REG_BAND_24_HT40_CHANNELS	0x82
260#define EEPROM_REG_BAND_52_HT40_CHANNELS	0x92
261#define EEPROM_6000_REG_BAND_24_HT40_CHANNELS	0x80
262#define EEPROM_REGULATORY_BAND_NO_HT40		0
263
264/* lower blocks contain EEPROM image and calibration data */
265#define OTP_LOW_IMAGE_SIZE		(2 * 512 * sizeof(u16)) /* 2 KB */
266#define OTP_LOW_IMAGE_SIZE_FAMILY_7000	(16 * 512 * sizeof(u16)) /* 16 KB */
267#define OTP_LOW_IMAGE_SIZE_FAMILY_8000	(32 * 512 * sizeof(u16)) /* 32 KB */
268#define OTP_LOW_IMAGE_SIZE_FAMILY_9000	OTP_LOW_IMAGE_SIZE_FAMILY_8000
269#define OTP_LOW_IMAGE_SIZE_FAMILY_22000	OTP_LOW_IMAGE_SIZE_FAMILY_9000
270
271struct iwl_eeprom_params {
272	const u8 regulatory_bands[7];
273	bool enhanced_txpower;
274};
275
276/* Tx-backoff power threshold
277 * @pwr: The power limit in mw
278 * @backoff: The tx-backoff in uSec
279 */
280struct iwl_pwr_tx_backoff {
281	u32 pwr;
282	u32 backoff;
283};
284
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
285/**
286 * struct iwl_cfg
 
287 * @name: Official name of the device
288 * @fw_name_pre: Firmware filename prefix. The api version and extension
289 *	(.ucode) will be added to filename before loading from disk. The
290 *	filename is constructed as fw_name_pre<api>.ucode.
291 * @fw_name_pre_b_or_c_step: same as @fw_name_pre, only for b or c steps
292 *	(if supported)
293 * @fw_name_pre_rf_next_step: same as @fw_name_pre_b_or_c_step, only for rf
294 *	next step. Supported only in integrated solutions.
295 * @ucode_api_max: Highest version of uCode API supported by driver.
296 * @ucode_api_min: Lowest version of uCode API supported by driver.
297 * @max_inst_size: The maximal length of the fw inst section
298 * @max_data_size: The maximal length of the fw data section
299 * @valid_tx_ant: valid transmit antenna
300 * @valid_rx_ant: valid receive antenna
301 * @non_shared_ant: the antenna that is for WiFi only
302 * @nvm_ver: NVM version
303 * @nvm_calib_ver: NVM calibration version
304 * @lib: pointer to the lib ops
305 * @base_params: pointer to basic parameters
306 * @ht_params: point to ht parameters
307 * @led_mode: 0=blinking, 1=On(RF On)/Off(RF Off)
308 * @rx_with_siso_diversity: 1x1 device with rx antenna diversity
 
309 * @internal_wimax_coex: internal wifi/wimax combo device
310 * @high_temp: Is this NIC is designated to be in high temperature.
311 * @host_interrupt_operation_mode: device needs host interrupt operation
312 *	mode set
313 * @nvm_hw_section_num: the ID of the HW NVM section
314 * @mac_addr_from_csr: read HW address from CSR registers
315 * @features: hw features, any combination of feature_whitelist
316 * @pwr_tx_backoffs: translation table between power limits and backoffs
317 * @max_rx_agg_size: max RX aggregation size of the ADDBA request/response
318 * @max_tx_agg_size: max TX aggregation size of the ADDBA request/response
319 * @max_ht_ampdu_factor: the exponent of the max length of A-MPDU that the
320 *	station can receive in HT
321 * @max_vht_ampdu_exponent: the exponent of the max length of A-MPDU that the
322 *	station can receive in VHT
323 * @dccm_offset: offset from which DCCM begins
324 * @dccm_len: length of DCCM (including runtime stack CCM)
325 * @dccm2_offset: offset from which the second DCCM begins
326 * @dccm2_len: length of the second DCCM
327 * @smem_offset: offset from which the SMEM begins
328 * @smem_len: the length of SMEM
329 * @mq_rx_supported: multi-queue rx support
330 * @vht_mu_mimo_supported: VHT MU-MIMO support
331 * @rf_id: need to read rf_id to determine the firmware image
332 * @integrated: discrete or integrated
333 * @gen2: 22000 and on transport operation
334 * @cdb: CDB support
335 * @nvm_type: see &enum iwl_nvm_type
336 * @tx_cmd_queue_size: size of the cmd queue. If zero, use the same value as
337 *	the regular queues
 
 
 
 
 
 
338 *
339 * We enable the driver to be backward compatible wrt. hardware features.
340 * API differences in uCode shouldn't be handled here but through TLVs
341 * and/or the uCode API version instead.
342 */
343struct iwl_cfg {
 
344	/* params specific to an individual device within a device family */
345	const char *name;
346	const char *fw_name_pre;
347	const char *fw_name_pre_b_or_c_step;
348	const char *fw_name_pre_rf_next_step;
349	/* params not likely to change within a device family */
350	const struct iwl_base_params *base_params;
351	/* params likely to change within a device family */
352	const struct iwl_ht_params *ht_params;
353	const struct iwl_eeprom_params *eeprom_params;
354	const struct iwl_pwr_tx_backoff *pwr_tx_backoffs;
355	const char *default_nvm_file_C_step;
356	const struct iwl_tt_params *thermal_params;
357	enum iwl_device_family device_family;
358	enum iwl_led_mode led_mode;
359	enum iwl_nvm_type nvm_type;
360	u32 max_data_size;
361	u32 max_inst_size;
362	netdev_features_t features;
363	u32 dccm_offset;
364	u32 dccm_len;
365	u32 dccm2_offset;
366	u32 dccm2_len;
367	u32 smem_offset;
368	u32 smem_len;
369	u32 soc_latency;
370	u16 nvm_ver;
371	u16 nvm_calib_ver;
372	u16 rx_with_siso_diversity:1,
373	    bt_shared_single_ant:1,
374	    internal_wimax_coex:1,
375	    host_interrupt_operation_mode:1,
376	    high_temp:1,
377	    mac_addr_from_csr:1,
378	    lp_xtal_workaround:1,
379	    disable_dummy_notification:1,
380	    apmg_not_supported:1,
381	    mq_rx_supported:1,
382	    vht_mu_mimo_supported:1,
383	    rf_id:1,
384	    integrated:1,
385	    use_tfh:1,
386	    gen2:1,
387	    cdb:1,
388	    dbgc_supported:1;
389	u16 tx_cmd_queue_size;
390	u8 valid_tx_ant;
391	u8 valid_rx_ant;
392	u8 non_shared_ant;
393	u8 nvm_hw_section_num;
394	u8 max_rx_agg_size;
395	u8 max_tx_agg_size;
396	u8 max_ht_ampdu_exponent;
397	u8 max_vht_ampdu_exponent;
398	u8 ucode_api_max;
399	u8 ucode_api_min;
 
400	u32 min_umac_error_event_table;
401	u32 extra_phy_cfg_flags;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
402};
403
404/*
405 * This list declares the config structures for all devices.
406 */
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
407#if IS_ENABLED(CONFIG_IWLDVM)
408extern const struct iwl_cfg iwl5300_agn_cfg;
409extern const struct iwl_cfg iwl5100_agn_cfg;
410extern const struct iwl_cfg iwl5350_agn_cfg;
411extern const struct iwl_cfg iwl5100_bgn_cfg;
412extern const struct iwl_cfg iwl5100_abg_cfg;
413extern const struct iwl_cfg iwl5150_agn_cfg;
414extern const struct iwl_cfg iwl5150_abg_cfg;
415extern const struct iwl_cfg iwl6005_2agn_cfg;
416extern const struct iwl_cfg iwl6005_2abg_cfg;
417extern const struct iwl_cfg iwl6005_2bg_cfg;
418extern const struct iwl_cfg iwl6005_2agn_sff_cfg;
419extern const struct iwl_cfg iwl6005_2agn_d_cfg;
420extern const struct iwl_cfg iwl6005_2agn_mow1_cfg;
421extern const struct iwl_cfg iwl6005_2agn_mow2_cfg;
422extern const struct iwl_cfg iwl1030_bgn_cfg;
423extern const struct iwl_cfg iwl1030_bg_cfg;
424extern const struct iwl_cfg iwl6030_2agn_cfg;
425extern const struct iwl_cfg iwl6030_2abg_cfg;
426extern const struct iwl_cfg iwl6030_2bgn_cfg;
427extern const struct iwl_cfg iwl6030_2bg_cfg;
428extern const struct iwl_cfg iwl6000i_2agn_cfg;
429extern const struct iwl_cfg iwl6000i_2abg_cfg;
430extern const struct iwl_cfg iwl6000i_2bg_cfg;
431extern const struct iwl_cfg iwl6000_3agn_cfg;
432extern const struct iwl_cfg iwl6050_2agn_cfg;
433extern const struct iwl_cfg iwl6050_2abg_cfg;
434extern const struct iwl_cfg iwl6150_bgn_cfg;
435extern const struct iwl_cfg iwl6150_bg_cfg;
436extern const struct iwl_cfg iwl1000_bgn_cfg;
437extern const struct iwl_cfg iwl1000_bg_cfg;
438extern const struct iwl_cfg iwl100_bgn_cfg;
439extern const struct iwl_cfg iwl100_bg_cfg;
440extern const struct iwl_cfg iwl130_bgn_cfg;
441extern const struct iwl_cfg iwl130_bg_cfg;
442extern const struct iwl_cfg iwl2000_2bgn_cfg;
443extern const struct iwl_cfg iwl2000_2bgn_d_cfg;
444extern const struct iwl_cfg iwl2030_2bgn_cfg;
445extern const struct iwl_cfg iwl6035_2agn_cfg;
446extern const struct iwl_cfg iwl6035_2agn_sff_cfg;
447extern const struct iwl_cfg iwl105_bgn_cfg;
448extern const struct iwl_cfg iwl105_bgn_d_cfg;
449extern const struct iwl_cfg iwl135_bgn_cfg;
450#endif /* CONFIG_IWLDVM */
451#if IS_ENABLED(CONFIG_IWLMVM)
 
452extern const struct iwl_cfg iwl7260_2ac_cfg;
453extern const struct iwl_cfg iwl7260_2ac_cfg_high_temp;
454extern const struct iwl_cfg iwl7260_2n_cfg;
455extern const struct iwl_cfg iwl7260_n_cfg;
456extern const struct iwl_cfg iwl3160_2ac_cfg;
457extern const struct iwl_cfg iwl3160_2n_cfg;
458extern const struct iwl_cfg iwl3160_n_cfg;
459extern const struct iwl_cfg iwl3165_2ac_cfg;
460extern const struct iwl_cfg iwl3168_2ac_cfg;
461extern const struct iwl_cfg iwl7265_2ac_cfg;
462extern const struct iwl_cfg iwl7265_2n_cfg;
463extern const struct iwl_cfg iwl7265_n_cfg;
464extern const struct iwl_cfg iwl7265d_2ac_cfg;
465extern const struct iwl_cfg iwl7265d_2n_cfg;
466extern const struct iwl_cfg iwl7265d_n_cfg;
467extern const struct iwl_cfg iwl8260_2n_cfg;
468extern const struct iwl_cfg iwl8260_2ac_cfg;
469extern const struct iwl_cfg iwl8265_2ac_cfg;
470extern const struct iwl_cfg iwl8275_2ac_cfg;
471extern const struct iwl_cfg iwl4165_2ac_cfg;
472extern const struct iwl_cfg iwl9160_2ac_cfg;
473extern const struct iwl_cfg iwl9260_2ac_cfg;
474extern const struct iwl_cfg iwl9270_2ac_cfg;
475extern const struct iwl_cfg iwl9460_2ac_cfg;
476extern const struct iwl_cfg iwl9560_2ac_cfg;
477extern const struct iwl_cfg iwl9460_2ac_cfg_soc;
478extern const struct iwl_cfg iwl9461_2ac_cfg_soc;
479extern const struct iwl_cfg iwl9462_2ac_cfg_soc;
480extern const struct iwl_cfg iwl9560_2ac_cfg_soc;
481extern const struct iwl_cfg iwl9460_2ac_cfg_shared_clk;
482extern const struct iwl_cfg iwl9461_2ac_cfg_shared_clk;
483extern const struct iwl_cfg iwl9462_2ac_cfg_shared_clk;
484extern const struct iwl_cfg iwl9560_2ac_cfg_shared_clk;
485extern const struct iwl_cfg iwl22000_2ac_cfg_hr;
486extern const struct iwl_cfg iwl22000_2ac_cfg_hr_cdb;
487extern const struct iwl_cfg iwl22000_2ac_cfg_jf;
488extern const struct iwl_cfg iwl22000_2ax_cfg_hr;
489extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_hr_f0;
490extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_jf_b0;
491extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_hr_a0;
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
492#endif /* CONFIG_IWLMVM */
493
494#endif /* __IWL_CONFIG_H__ */