Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3
4 Broadcom B43 wireless driver
5 IEEE 802.11n HT-PHY support
6
7 Copyright (c) 2011 Rafał Miłecki <zajec5@gmail.com>
8
9
10*/
11
12#include <linux/slab.h>
13
14#include "b43.h"
15#include "phy_ht.h"
16#include "tables_phy_ht.h"
17#include "radio_2059.h"
18#include "main.h"
19
20/* Force values to keep compatibility with wl */
21enum ht_rssi_type {
22 HT_RSSI_W1 = 0,
23 HT_RSSI_W2 = 1,
24 HT_RSSI_NB = 2,
25 HT_RSSI_IQ = 3,
26 HT_RSSI_TSSI_2G = 4,
27 HT_RSSI_TSSI_5G = 5,
28 HT_RSSI_TBD = 6,
29};
30
31/**************************************************
32 * Radio 2059.
33 **************************************************/
34
35static void b43_radio_2059_channel_setup(struct b43_wldev *dev,
36 const struct b43_phy_ht_channeltab_e_radio2059 *e)
37{
38 static const u16 routing[] = { R2059_C1, R2059_C2, R2059_C3, };
39 u16 r;
40 int core;
41
42 b43_radio_write(dev, 0x16, e->radio_syn16);
43 b43_radio_write(dev, 0x17, e->radio_syn17);
44 b43_radio_write(dev, 0x22, e->radio_syn22);
45 b43_radio_write(dev, 0x25, e->radio_syn25);
46 b43_radio_write(dev, 0x27, e->radio_syn27);
47 b43_radio_write(dev, 0x28, e->radio_syn28);
48 b43_radio_write(dev, 0x29, e->radio_syn29);
49 b43_radio_write(dev, 0x2c, e->radio_syn2c);
50 b43_radio_write(dev, 0x2d, e->radio_syn2d);
51 b43_radio_write(dev, 0x37, e->radio_syn37);
52 b43_radio_write(dev, 0x41, e->radio_syn41);
53 b43_radio_write(dev, 0x43, e->radio_syn43);
54 b43_radio_write(dev, 0x47, e->radio_syn47);
55
56 for (core = 0; core < 3; core++) {
57 r = routing[core];
58 b43_radio_write(dev, r | 0x4a, e->radio_rxtx4a);
59 b43_radio_write(dev, r | 0x58, e->radio_rxtx58);
60 b43_radio_write(dev, r | 0x5a, e->radio_rxtx5a);
61 b43_radio_write(dev, r | 0x6a, e->radio_rxtx6a);
62 b43_radio_write(dev, r | 0x6d, e->radio_rxtx6d);
63 b43_radio_write(dev, r | 0x6e, e->radio_rxtx6e);
64 b43_radio_write(dev, r | 0x92, e->radio_rxtx92);
65 b43_radio_write(dev, r | 0x98, e->radio_rxtx98);
66 }
67
68 udelay(50);
69
70 /* Calibration */
71 b43_radio_mask(dev, R2059_RFPLL_MISC_EN, ~0x1);
72 b43_radio_mask(dev, R2059_RFPLL_MISC_CAL_RESETN, ~0x4);
73 b43_radio_set(dev, R2059_RFPLL_MISC_CAL_RESETN, 0x4);
74 b43_radio_set(dev, R2059_RFPLL_MISC_EN, 0x1);
75
76 udelay(300);
77}
78
79/* Calibrate resistors in LPF of PLL? */
80static void b43_radio_2059_rcal(struct b43_wldev *dev)
81{
82 /* Enable */
83 b43_radio_set(dev, R2059_C3 | R2059_RCAL_CONFIG, 0x1);
84 usleep_range(10, 20);
85
86 b43_radio_set(dev, R2059_C3 | 0x0BF, 0x1);
87 b43_radio_maskset(dev, R2059_C3 | 0x19B, 0x3, 0x2);
88
89 /* Start */
90 b43_radio_set(dev, R2059_C3 | R2059_RCAL_CONFIG, 0x2);
91 usleep_range(100, 200);
92
93 /* Stop */
94 b43_radio_mask(dev, R2059_C3 | R2059_RCAL_CONFIG, ~0x2);
95
96 if (!b43_radio_wait_value(dev, R2059_C3 | R2059_RCAL_STATUS, 1, 1, 100,
97 1000000))
98 b43err(dev->wl, "Radio 0x2059 rcal timeout\n");
99
100 /* Disable */
101 b43_radio_mask(dev, R2059_C3 | R2059_RCAL_CONFIG, ~0x1);
102
103 b43_radio_set(dev, 0xa, 0x60);
104}
105
106/* Calibrate the internal RC oscillator? */
107static void b43_radio_2057_rccal(struct b43_wldev *dev)
108{
109 static const u16 radio_values[3][2] = {
110 { 0x61, 0xE9 }, { 0x69, 0xD5 }, { 0x73, 0x99 },
111 };
112 int i;
113
114 for (i = 0; i < 3; i++) {
115 b43_radio_write(dev, R2059_RCCAL_MASTER, radio_values[i][0]);
116 b43_radio_write(dev, R2059_RCCAL_X1, 0x6E);
117 b43_radio_write(dev, R2059_RCCAL_TRC0, radio_values[i][1]);
118
119 /* Start */
120 b43_radio_write(dev, R2059_RCCAL_START_R1_Q1_P1, 0x55);
121
122 /* Wait */
123 if (!b43_radio_wait_value(dev, R2059_RCCAL_DONE_OSCCAP, 2, 2,
124 500, 5000000))
125 b43err(dev->wl, "Radio 0x2059 rccal timeout\n");
126
127 /* Stop */
128 b43_radio_write(dev, R2059_RCCAL_START_R1_Q1_P1, 0x15);
129 }
130
131 b43_radio_mask(dev, R2059_RCCAL_MASTER, ~0x1);
132}
133
134static void b43_radio_2059_init_pre(struct b43_wldev *dev)
135{
136 b43_phy_mask(dev, B43_PHY_HT_RF_CTL_CMD, ~B43_PHY_HT_RF_CTL_CMD_CHIP0_PU);
137 b43_phy_set(dev, B43_PHY_HT_RF_CTL_CMD, B43_PHY_HT_RF_CTL_CMD_FORCE);
138 b43_phy_mask(dev, B43_PHY_HT_RF_CTL_CMD, ~B43_PHY_HT_RF_CTL_CMD_FORCE);
139 b43_phy_set(dev, B43_PHY_HT_RF_CTL_CMD, B43_PHY_HT_RF_CTL_CMD_CHIP0_PU);
140}
141
142static void b43_radio_2059_init(struct b43_wldev *dev)
143{
144 static const u16 routing[] = { R2059_C1, R2059_C2, R2059_C3 };
145 int i;
146
147 /* Prepare (reset?) radio */
148 b43_radio_2059_init_pre(dev);
149
150 r2059_upload_inittabs(dev);
151
152 for (i = 0; i < ARRAY_SIZE(routing); i++)
153 b43_radio_set(dev, routing[i] | 0x146, 0x3);
154
155 /* Post init starts below */
156
157 b43_radio_set(dev, R2059_RFPLL_MISC_CAL_RESETN, 0x0078);
158 b43_radio_set(dev, R2059_XTAL_CONFIG2, 0x0080);
159 msleep(2);
160 b43_radio_mask(dev, R2059_RFPLL_MISC_CAL_RESETN, ~0x0078);
161 b43_radio_mask(dev, R2059_XTAL_CONFIG2, ~0x0080);
162
163 if (1) { /* FIXME */
164 b43_radio_2059_rcal(dev);
165 b43_radio_2057_rccal(dev);
166 }
167
168 b43_radio_mask(dev, R2059_RFPLL_MASTER, ~0x0008);
169}
170
171/**************************************************
172 * RF
173 **************************************************/
174
175static void b43_phy_ht_force_rf_sequence(struct b43_wldev *dev, u16 rf_seq)
176{
177 u8 i;
178
179 u16 save_seq_mode = b43_phy_read(dev, B43_PHY_HT_RF_SEQ_MODE);
180 b43_phy_set(dev, B43_PHY_HT_RF_SEQ_MODE, 0x3);
181
182 b43_phy_set(dev, B43_PHY_HT_RF_SEQ_TRIG, rf_seq);
183 for (i = 0; i < 200; i++) {
184 if (!(b43_phy_read(dev, B43_PHY_HT_RF_SEQ_STATUS) & rf_seq)) {
185 i = 0;
186 break;
187 }
188 msleep(1);
189 }
190 if (i)
191 b43err(dev->wl, "Forcing RF sequence timeout\n");
192
193 b43_phy_write(dev, B43_PHY_HT_RF_SEQ_MODE, save_seq_mode);
194}
195
196static void b43_phy_ht_pa_override(struct b43_wldev *dev, bool enable)
197{
198 struct b43_phy_ht *htphy = dev->phy.ht;
199 static const u16 regs[3] = { B43_PHY_HT_RF_CTL_INT_C1,
200 B43_PHY_HT_RF_CTL_INT_C2,
201 B43_PHY_HT_RF_CTL_INT_C3 };
202 int i;
203
204 if (enable) {
205 for (i = 0; i < 3; i++)
206 b43_phy_write(dev, regs[i], htphy->rf_ctl_int_save[i]);
207 } else {
208 for (i = 0; i < 3; i++)
209 htphy->rf_ctl_int_save[i] = b43_phy_read(dev, regs[i]);
210 /* TODO: Does 5GHz band use different value (not 0x0400)? */
211 for (i = 0; i < 3; i++)
212 b43_phy_write(dev, regs[i], 0x0400);
213 }
214}
215
216/**************************************************
217 * Various PHY ops
218 **************************************************/
219
220static u16 b43_phy_ht_classifier(struct b43_wldev *dev, u16 mask, u16 val)
221{
222 u16 tmp;
223 u16 allowed = B43_PHY_HT_CLASS_CTL_CCK_EN |
224 B43_PHY_HT_CLASS_CTL_OFDM_EN |
225 B43_PHY_HT_CLASS_CTL_WAITED_EN;
226
227 tmp = b43_phy_read(dev, B43_PHY_HT_CLASS_CTL);
228 tmp &= allowed;
229 tmp &= ~mask;
230 tmp |= (val & mask);
231 b43_phy_maskset(dev, B43_PHY_HT_CLASS_CTL, ~allowed, tmp);
232
233 return tmp;
234}
235
236static void b43_phy_ht_reset_cca(struct b43_wldev *dev)
237{
238 u16 bbcfg;
239
240 b43_phy_force_clock(dev, true);
241 bbcfg = b43_phy_read(dev, B43_PHY_HT_BBCFG);
242 b43_phy_write(dev, B43_PHY_HT_BBCFG, bbcfg | B43_PHY_HT_BBCFG_RSTCCA);
243 udelay(1);
244 b43_phy_write(dev, B43_PHY_HT_BBCFG, bbcfg & ~B43_PHY_HT_BBCFG_RSTCCA);
245 b43_phy_force_clock(dev, false);
246
247 b43_phy_ht_force_rf_sequence(dev, B43_PHY_HT_RF_SEQ_TRIG_RST2RX);
248}
249
250static void b43_phy_ht_zero_extg(struct b43_wldev *dev)
251{
252 u8 i, j;
253 static const u16 base[] = { 0x40, 0x60, 0x80 };
254
255 for (i = 0; i < ARRAY_SIZE(base); i++) {
256 for (j = 0; j < 4; j++)
257 b43_phy_write(dev, B43_PHY_EXTG(base[i] + j), 0);
258 }
259
260 for (i = 0; i < ARRAY_SIZE(base); i++)
261 b43_phy_write(dev, B43_PHY_EXTG(base[i] + 0xc), 0);
262}
263
264/* Some unknown AFE (Analog Frondned) op */
265static void b43_phy_ht_afe_unk1(struct b43_wldev *dev)
266{
267 u8 i;
268
269 static const u16 ctl_regs[3][2] = {
270 { B43_PHY_HT_AFE_C1_OVER, B43_PHY_HT_AFE_C1 },
271 { B43_PHY_HT_AFE_C2_OVER, B43_PHY_HT_AFE_C2 },
272 { B43_PHY_HT_AFE_C3_OVER, B43_PHY_HT_AFE_C3},
273 };
274
275 for (i = 0; i < 3; i++) {
276 /* TODO: verify masks&sets */
277 b43_phy_set(dev, ctl_regs[i][1], 0x4);
278 b43_phy_set(dev, ctl_regs[i][0], 0x4);
279 b43_phy_mask(dev, ctl_regs[i][1], ~0x1);
280 b43_phy_set(dev, ctl_regs[i][0], 0x1);
281 b43_httab_write(dev, B43_HTTAB16(8, 5 + (i * 0x10)), 0);
282 b43_phy_mask(dev, ctl_regs[i][0], ~0x4);
283 }
284}
285
286static void b43_phy_ht_read_clip_detection(struct b43_wldev *dev, u16 *clip_st)
287{
288 clip_st[0] = b43_phy_read(dev, B43_PHY_HT_C1_CLIP1THRES);
289 clip_st[1] = b43_phy_read(dev, B43_PHY_HT_C2_CLIP1THRES);
290 clip_st[2] = b43_phy_read(dev, B43_PHY_HT_C3_CLIP1THRES);
291}
292
293static void b43_phy_ht_bphy_init(struct b43_wldev *dev)
294{
295 unsigned int i;
296 u16 val;
297
298 val = 0x1E1F;
299 for (i = 0; i < 16; i++) {
300 b43_phy_write(dev, B43_PHY_N_BMODE(0x88 + i), val);
301 val -= 0x202;
302 }
303 val = 0x3E3F;
304 for (i = 0; i < 16; i++) {
305 b43_phy_write(dev, B43_PHY_N_BMODE(0x98 + i), val);
306 val -= 0x202;
307 }
308 b43_phy_write(dev, B43_PHY_N_BMODE(0x38), 0x668);
309}
310
311static void b43_phy_ht_bphy_reset(struct b43_wldev *dev, bool reset)
312{
313 u16 tmp;
314
315 tmp = b43_read16(dev, B43_MMIO_PSM_PHY_HDR);
316 b43_write16(dev, B43_MMIO_PSM_PHY_HDR,
317 tmp | B43_PSM_HDR_MAC_PHY_FORCE_CLK);
318
319 /* Put BPHY in or take it out of the reset */
320 if (reset)
321 b43_phy_set(dev, B43_PHY_B_BBCFG,
322 B43_PHY_B_BBCFG_RSTCCA | B43_PHY_B_BBCFG_RSTRX);
323 else
324 b43_phy_mask(dev, B43_PHY_B_BBCFG,
325 (u16)~(B43_PHY_B_BBCFG_RSTCCA |
326 B43_PHY_B_BBCFG_RSTRX));
327
328 b43_write16(dev, B43_MMIO_PSM_PHY_HDR, tmp);
329}
330
331/**************************************************
332 * Samples
333 **************************************************/
334
335static void b43_phy_ht_stop_playback(struct b43_wldev *dev)
336{
337 struct b43_phy_ht *phy_ht = dev->phy.ht;
338 u16 tmp;
339 int i;
340
341 tmp = b43_phy_read(dev, B43_PHY_HT_SAMP_STAT);
342 if (tmp & 0x1)
343 b43_phy_set(dev, B43_PHY_HT_SAMP_CMD, B43_PHY_HT_SAMP_CMD_STOP);
344 else if (tmp & 0x2)
345 b43_phy_mask(dev, B43_PHY_HT_IQLOCAL_CMDGCTL, 0x7FFF);
346
347 b43_phy_mask(dev, B43_PHY_HT_SAMP_CMD, ~0x0004);
348
349 for (i = 0; i < 3; i++) {
350 if (phy_ht->bb_mult_save[i] >= 0) {
351 b43_httab_write(dev, B43_HTTAB16(13, 0x63 + i * 4),
352 phy_ht->bb_mult_save[i]);
353 b43_httab_write(dev, B43_HTTAB16(13, 0x67 + i * 4),
354 phy_ht->bb_mult_save[i]);
355 }
356 }
357}
358
359static u16 b43_phy_ht_load_samples(struct b43_wldev *dev)
360{
361 int i;
362 u16 len = 20 << 3;
363
364 b43_phy_write(dev, B43_PHY_HT_TABLE_ADDR, 0x4400);
365
366 for (i = 0; i < len; i++) {
367 b43_phy_write(dev, B43_PHY_HT_TABLE_DATAHI, 0);
368 b43_phy_write(dev, B43_PHY_HT_TABLE_DATALO, 0);
369 }
370
371 return len;
372}
373
374static void b43_phy_ht_run_samples(struct b43_wldev *dev, u16 samps, u16 loops,
375 u16 wait)
376{
377 struct b43_phy_ht *phy_ht = dev->phy.ht;
378 u16 save_seq_mode;
379 int i;
380
381 for (i = 0; i < 3; i++) {
382 if (phy_ht->bb_mult_save[i] < 0)
383 phy_ht->bb_mult_save[i] = b43_httab_read(dev, B43_HTTAB16(13, 0x63 + i * 4));
384 }
385
386 b43_phy_write(dev, B43_PHY_HT_SAMP_DEP_CNT, samps - 1);
387 if (loops != 0xFFFF)
388 loops--;
389 b43_phy_write(dev, B43_PHY_HT_SAMP_LOOP_CNT, loops);
390 b43_phy_write(dev, B43_PHY_HT_SAMP_WAIT_CNT, wait);
391
392 save_seq_mode = b43_phy_read(dev, B43_PHY_HT_RF_SEQ_MODE);
393 b43_phy_set(dev, B43_PHY_HT_RF_SEQ_MODE,
394 B43_PHY_HT_RF_SEQ_MODE_CA_OVER);
395
396 /* TODO: find out mask bits! Do we need more function arguments? */
397 b43_phy_mask(dev, B43_PHY_HT_SAMP_CMD, ~0);
398 b43_phy_mask(dev, B43_PHY_HT_SAMP_CMD, ~0);
399 b43_phy_mask(dev, B43_PHY_HT_IQLOCAL_CMDGCTL, ~0);
400 b43_phy_set(dev, B43_PHY_HT_SAMP_CMD, 0x1);
401
402 for (i = 0; i < 100; i++) {
403 if (!(b43_phy_read(dev, B43_PHY_HT_RF_SEQ_STATUS) & 1)) {
404 i = 0;
405 break;
406 }
407 udelay(10);
408 }
409 if (i)
410 b43err(dev->wl, "run samples timeout\n");
411
412 b43_phy_write(dev, B43_PHY_HT_RF_SEQ_MODE, save_seq_mode);
413}
414
415static void b43_phy_ht_tx_tone(struct b43_wldev *dev)
416{
417 u16 samp;
418
419 samp = b43_phy_ht_load_samples(dev);
420 b43_phy_ht_run_samples(dev, samp, 0xFFFF, 0);
421}
422
423/**************************************************
424 * RSSI
425 **************************************************/
426
427static void b43_phy_ht_rssi_select(struct b43_wldev *dev, u8 core_sel,
428 enum ht_rssi_type rssi_type)
429{
430 static const u16 ctl_regs[3][2] = {
431 { B43_PHY_HT_AFE_C1, B43_PHY_HT_AFE_C1_OVER, },
432 { B43_PHY_HT_AFE_C2, B43_PHY_HT_AFE_C2_OVER, },
433 { B43_PHY_HT_AFE_C3, B43_PHY_HT_AFE_C3_OVER, },
434 };
435 static const u16 radio_r[] = { R2059_C1, R2059_C2, R2059_C3, };
436 int core;
437
438 if (core_sel == 0) {
439 b43err(dev->wl, "RSSI selection for core off not implemented yet\n");
440 } else {
441 for (core = 0; core < 3; core++) {
442 /* Check if caller requested a one specific core */
443 if ((core_sel == 1 && core != 0) ||
444 (core_sel == 2 && core != 1) ||
445 (core_sel == 3 && core != 2))
446 continue;
447
448 switch (rssi_type) {
449 case HT_RSSI_TSSI_2G:
450 b43_phy_set(dev, ctl_regs[core][0], 0x3 << 8);
451 b43_phy_set(dev, ctl_regs[core][0], 0x3 << 10);
452 b43_phy_set(dev, ctl_regs[core][1], 0x1 << 9);
453 b43_phy_set(dev, ctl_regs[core][1], 0x1 << 10);
454
455 b43_radio_set(dev, R2059_C3 | 0xbf, 0x1);
456 b43_radio_write(dev, radio_r[core] | 0x159,
457 0x11);
458 break;
459 default:
460 b43err(dev->wl, "RSSI selection for type %d not implemented yet\n",
461 rssi_type);
462 }
463 }
464 }
465}
466
467static void b43_phy_ht_poll_rssi(struct b43_wldev *dev, enum ht_rssi_type type,
468 s32 *buf, u8 nsamp)
469{
470 u16 phy_regs_values[12];
471 static const u16 phy_regs_to_save[] = {
472 B43_PHY_HT_AFE_C1, B43_PHY_HT_AFE_C1_OVER,
473 0x848, 0x841,
474 B43_PHY_HT_AFE_C2, B43_PHY_HT_AFE_C2_OVER,
475 0x868, 0x861,
476 B43_PHY_HT_AFE_C3, B43_PHY_HT_AFE_C3_OVER,
477 0x888, 0x881,
478 };
479 u16 tmp[3];
480 int i;
481
482 for (i = 0; i < 12; i++)
483 phy_regs_values[i] = b43_phy_read(dev, phy_regs_to_save[i]);
484
485 b43_phy_ht_rssi_select(dev, 5, type);
486
487 for (i = 0; i < 6; i++)
488 buf[i] = 0;
489
490 for (i = 0; i < nsamp; i++) {
491 tmp[0] = b43_phy_read(dev, B43_PHY_HT_RSSI_C1);
492 tmp[1] = b43_phy_read(dev, B43_PHY_HT_RSSI_C2);
493 tmp[2] = b43_phy_read(dev, B43_PHY_HT_RSSI_C3);
494
495 buf[0] += ((s8)((tmp[0] & 0x3F) << 2)) >> 2;
496 buf[1] += ((s8)(((tmp[0] >> 8) & 0x3F) << 2)) >> 2;
497 buf[2] += ((s8)((tmp[1] & 0x3F) << 2)) >> 2;
498 buf[3] += ((s8)(((tmp[1] >> 8) & 0x3F) << 2)) >> 2;
499 buf[4] += ((s8)((tmp[2] & 0x3F) << 2)) >> 2;
500 buf[5] += ((s8)(((tmp[2] >> 8) & 0x3F) << 2)) >> 2;
501 }
502
503 for (i = 0; i < 12; i++)
504 b43_phy_write(dev, phy_regs_to_save[i], phy_regs_values[i]);
505}
506
507/**************************************************
508 * Tx/Rx
509 **************************************************/
510
511static void b43_phy_ht_tx_power_fix(struct b43_wldev *dev)
512{
513 int i;
514
515 for (i = 0; i < 3; i++) {
516 u16 mask;
517 u32 tmp = b43_httab_read(dev, B43_HTTAB32(26, 0xE8));
518
519 if (0) /* FIXME */
520 mask = 0x2 << (i * 4);
521 else
522 mask = 0;
523 b43_phy_mask(dev, B43_PHY_EXTG(0x108), mask);
524
525 b43_httab_write(dev, B43_HTTAB16(7, 0x110 + i), tmp >> 16);
526 b43_httab_write(dev, B43_HTTAB8(13, 0x63 + (i * 4)),
527 tmp & 0xFF);
528 b43_httab_write(dev, B43_HTTAB8(13, 0x73 + (i * 4)),
529 tmp & 0xFF);
530 }
531}
532
533static void b43_phy_ht_tx_power_ctl(struct b43_wldev *dev, bool enable)
534{
535 struct b43_phy_ht *phy_ht = dev->phy.ht;
536 u16 en_bits = B43_PHY_HT_TXPCTL_CMD_C1_COEFF |
537 B43_PHY_HT_TXPCTL_CMD_C1_HWPCTLEN |
538 B43_PHY_HT_TXPCTL_CMD_C1_PCTLEN;
539 static const u16 cmd_regs[3] = { B43_PHY_HT_TXPCTL_CMD_C1,
540 B43_PHY_HT_TXPCTL_CMD_C2,
541 B43_PHY_HT_TXPCTL_CMD_C3 };
542 static const u16 status_regs[3] = { B43_PHY_HT_TX_PCTL_STATUS_C1,
543 B43_PHY_HT_TX_PCTL_STATUS_C2,
544 B43_PHY_HT_TX_PCTL_STATUS_C3 };
545 int i;
546
547 if (!enable) {
548 if (b43_phy_read(dev, B43_PHY_HT_TXPCTL_CMD_C1) & en_bits) {
549 /* We disable enabled TX pwr ctl, save it's state */
550 for (i = 0; i < 3; i++)
551 phy_ht->tx_pwr_idx[i] =
552 b43_phy_read(dev, status_regs[i]);
553 }
554 b43_phy_mask(dev, B43_PHY_HT_TXPCTL_CMD_C1, ~en_bits);
555 } else {
556 b43_phy_set(dev, B43_PHY_HT_TXPCTL_CMD_C1, en_bits);
557
558 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) {
559 for (i = 0; i < 3; i++)
560 b43_phy_write(dev, cmd_regs[i], 0x32);
561 }
562
563 for (i = 0; i < 3; i++)
564 if (phy_ht->tx_pwr_idx[i] <=
565 B43_PHY_HT_TXPCTL_CMD_C1_INIT)
566 b43_phy_write(dev, cmd_regs[i],
567 phy_ht->tx_pwr_idx[i]);
568 }
569
570 phy_ht->tx_pwr_ctl = enable;
571}
572
573static void b43_phy_ht_tx_power_ctl_idle_tssi(struct b43_wldev *dev)
574{
575 struct b43_phy_ht *phy_ht = dev->phy.ht;
576 static const u16 base[] = { 0x840, 0x860, 0x880 };
577 u16 save_regs[3][3];
578 s32 rssi_buf[6];
579 int core;
580
581 for (core = 0; core < 3; core++) {
582 save_regs[core][1] = b43_phy_read(dev, base[core] + 6);
583 save_regs[core][2] = b43_phy_read(dev, base[core] + 7);
584 save_regs[core][0] = b43_phy_read(dev, base[core] + 0);
585
586 b43_phy_write(dev, base[core] + 6, 0);
587 b43_phy_mask(dev, base[core] + 7, ~0xF); /* 0xF? Or just 0x6? */
588 b43_phy_set(dev, base[core] + 0, 0x0400);
589 b43_phy_set(dev, base[core] + 0, 0x1000);
590 }
591
592 b43_phy_ht_tx_tone(dev);
593 udelay(20);
594 b43_phy_ht_poll_rssi(dev, HT_RSSI_TSSI_2G, rssi_buf, 1);
595 b43_phy_ht_stop_playback(dev);
596 b43_phy_ht_reset_cca(dev);
597
598 phy_ht->idle_tssi[0] = rssi_buf[0] & 0xff;
599 phy_ht->idle_tssi[1] = rssi_buf[2] & 0xff;
600 phy_ht->idle_tssi[2] = rssi_buf[4] & 0xff;
601
602 for (core = 0; core < 3; core++) {
603 b43_phy_write(dev, base[core] + 0, save_regs[core][0]);
604 b43_phy_write(dev, base[core] + 6, save_regs[core][1]);
605 b43_phy_write(dev, base[core] + 7, save_regs[core][2]);
606 }
607}
608
609static void b43_phy_ht_tssi_setup(struct b43_wldev *dev)
610{
611 static const u16 routing[] = { R2059_C1, R2059_C2, R2059_C3, };
612 int core;
613
614 /* 0x159 is probably TX_SSI_MUX or TSSIG (by comparing to N-PHY) */
615 for (core = 0; core < 3; core++) {
616 b43_radio_set(dev, 0x8bf, 0x1);
617 b43_radio_write(dev, routing[core] | 0x0159, 0x0011);
618 }
619}
620
621static void b43_phy_ht_tx_power_ctl_setup(struct b43_wldev *dev)
622{
623 struct b43_phy_ht *phy_ht = dev->phy.ht;
624 struct ssb_sprom *sprom = dev->dev->bus_sprom;
625
626 u8 *idle = phy_ht->idle_tssi;
627 u8 target[3];
628 s16 a1[3], b0[3], b1[3];
629
630 u16 freq = dev->phy.chandef->chan->center_freq;
631 int i, c;
632
633 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {
634 for (c = 0; c < 3; c++) {
635 target[c] = sprom->core_pwr_info[c].maxpwr_2g;
636 a1[c] = sprom->core_pwr_info[c].pa_2g[0];
637 b0[c] = sprom->core_pwr_info[c].pa_2g[1];
638 b1[c] = sprom->core_pwr_info[c].pa_2g[2];
639 }
640 } else if (freq >= 4900 && freq < 5100) {
641 for (c = 0; c < 3; c++) {
642 target[c] = sprom->core_pwr_info[c].maxpwr_5gl;
643 a1[c] = sprom->core_pwr_info[c].pa_5gl[0];
644 b0[c] = sprom->core_pwr_info[c].pa_5gl[1];
645 b1[c] = sprom->core_pwr_info[c].pa_5gl[2];
646 }
647 } else if (freq >= 5100 && freq < 5500) {
648 for (c = 0; c < 3; c++) {
649 target[c] = sprom->core_pwr_info[c].maxpwr_5g;
650 a1[c] = sprom->core_pwr_info[c].pa_5g[0];
651 b0[c] = sprom->core_pwr_info[c].pa_5g[1];
652 b1[c] = sprom->core_pwr_info[c].pa_5g[2];
653 }
654 } else if (freq >= 5500) {
655 for (c = 0; c < 3; c++) {
656 target[c] = sprom->core_pwr_info[c].maxpwr_5gh;
657 a1[c] = sprom->core_pwr_info[c].pa_5gh[0];
658 b0[c] = sprom->core_pwr_info[c].pa_5gh[1];
659 b1[c] = sprom->core_pwr_info[c].pa_5gh[2];
660 }
661 } else {
662 target[0] = target[1] = target[2] = 52;
663 a1[0] = a1[1] = a1[2] = -424;
664 b0[0] = b0[1] = b0[2] = 5612;
665 b1[0] = b1[1] = b1[2] = -1393;
666 }
667
668 b43_phy_set(dev, B43_PHY_HT_TSSIMODE, B43_PHY_HT_TSSIMODE_EN);
669 b43_phy_mask(dev, B43_PHY_HT_TXPCTL_CMD_C1,
670 ~B43_PHY_HT_TXPCTL_CMD_C1_PCTLEN & 0xFFFF);
671
672 /* TODO: Does it depend on sprom->fem.ghz2.tssipos? */
673 b43_phy_set(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI, 0x4000);
674
675 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1,
676 ~B43_PHY_HT_TXPCTL_CMD_C1_INIT, 0x19);
677 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C2,
678 ~B43_PHY_HT_TXPCTL_CMD_C2_INIT, 0x19);
679 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C3,
680 ~B43_PHY_HT_TXPCTL_CMD_C3_INIT, 0x19);
681
682 b43_phy_set(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI,
683 B43_PHY_HT_TXPCTL_IDLE_TSSI_BINF);
684
685 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI,
686 ~B43_PHY_HT_TXPCTL_IDLE_TSSI_C1,
687 idle[0] << B43_PHY_HT_TXPCTL_IDLE_TSSI_C1_SHIFT);
688 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI,
689 ~B43_PHY_HT_TXPCTL_IDLE_TSSI_C2,
690 idle[1] << B43_PHY_HT_TXPCTL_IDLE_TSSI_C2_SHIFT);
691 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI2,
692 ~B43_PHY_HT_TXPCTL_IDLE_TSSI2_C3,
693 idle[2] << B43_PHY_HT_TXPCTL_IDLE_TSSI2_C3_SHIFT);
694
695 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_N, ~B43_PHY_HT_TXPCTL_N_TSSID,
696 0xf0);
697 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_N, ~B43_PHY_HT_TXPCTL_N_NPTIL2,
698 0x3 << B43_PHY_HT_TXPCTL_N_NPTIL2_SHIFT);
699#if 0
700 /* TODO: what to mask/set? */
701 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1, 0x800, 0)
702 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1, 0x400, 0)
703#endif
704
705 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR,
706 ~B43_PHY_HT_TXPCTL_TARG_PWR_C1,
707 target[0] << B43_PHY_HT_TXPCTL_TARG_PWR_C1_SHIFT);
708 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR,
709 ~B43_PHY_HT_TXPCTL_TARG_PWR_C2 & 0xFFFF,
710 target[1] << B43_PHY_HT_TXPCTL_TARG_PWR_C2_SHIFT);
711 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR2,
712 ~B43_PHY_HT_TXPCTL_TARG_PWR2_C3,
713 target[2] << B43_PHY_HT_TXPCTL_TARG_PWR2_C3_SHIFT);
714
715 for (c = 0; c < 3; c++) {
716 s32 num, den, pwr;
717 u32 regval[64];
718
719 for (i = 0; i < 64; i++) {
720 num = 8 * (16 * b0[c] + b1[c] * i);
721 den = 32768 + a1[c] * i;
722 pwr = max((4 * num + den / 2) / den, -8);
723 regval[i] = pwr;
724 }
725 b43_httab_write_bulk(dev, B43_HTTAB16(26 + c, 0), 64, regval);
726 }
727}
728
729/**************************************************
730 * Channel switching ops.
731 **************************************************/
732
733static void b43_phy_ht_spur_avoid(struct b43_wldev *dev,
734 struct ieee80211_channel *new_channel)
735{
736 struct bcma_device *core = dev->dev->bdev;
737 int spuravoid = 0;
738
739 /* Check for 13 and 14 is just a guess, we don't have enough logs. */
740 if (new_channel->hw_value == 13 || new_channel->hw_value == 14)
741 spuravoid = 1;
742 bcma_core_pll_ctl(core, B43_BCMA_CLKCTLST_PHY_PLL_REQ, 0, false);
743 bcma_pmu_spuravoid_pllupdate(&core->bus->drv_cc, spuravoid);
744 bcma_core_pll_ctl(core,
745 B43_BCMA_CLKCTLST_80211_PLL_REQ |
746 B43_BCMA_CLKCTLST_PHY_PLL_REQ,
747 B43_BCMA_CLKCTLST_80211_PLL_ST |
748 B43_BCMA_CLKCTLST_PHY_PLL_ST, false);
749
750 b43_mac_switch_freq(dev, spuravoid);
751
752 b43_wireless_core_phy_pll_reset(dev);
753
754 if (spuravoid)
755 b43_phy_set(dev, B43_PHY_HT_BBCFG, B43_PHY_HT_BBCFG_RSTRX);
756 else
757 b43_phy_mask(dev, B43_PHY_HT_BBCFG,
758 ~B43_PHY_HT_BBCFG_RSTRX & 0xFFFF);
759
760 b43_phy_ht_reset_cca(dev);
761}
762
763static void b43_phy_ht_channel_setup(struct b43_wldev *dev,
764 const struct b43_phy_ht_channeltab_e_phy *e,
765 struct ieee80211_channel *new_channel)
766{
767 if (new_channel->band == NL80211_BAND_5GHZ) {
768 /* Switch to 2 GHz for a moment to access B-PHY regs */
769 b43_phy_mask(dev, B43_PHY_HT_BANDCTL, ~B43_PHY_HT_BANDCTL_5GHZ);
770
771 b43_phy_ht_bphy_reset(dev, true);
772
773 /* Switch to 5 GHz */
774 b43_phy_set(dev, B43_PHY_HT_BANDCTL, B43_PHY_HT_BANDCTL_5GHZ);
775 } else {
776 /* Switch to 2 GHz */
777 b43_phy_mask(dev, B43_PHY_HT_BANDCTL, ~B43_PHY_HT_BANDCTL_5GHZ);
778
779 b43_phy_ht_bphy_reset(dev, false);
780 }
781
782 b43_phy_write(dev, B43_PHY_HT_BW1, e->bw1);
783 b43_phy_write(dev, B43_PHY_HT_BW2, e->bw2);
784 b43_phy_write(dev, B43_PHY_HT_BW3, e->bw3);
785 b43_phy_write(dev, B43_PHY_HT_BW4, e->bw4);
786 b43_phy_write(dev, B43_PHY_HT_BW5, e->bw5);
787 b43_phy_write(dev, B43_PHY_HT_BW6, e->bw6);
788
789 if (new_channel->hw_value == 14) {
790 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_OFDM_EN, 0);
791 b43_phy_set(dev, B43_PHY_HT_TEST, 0x0800);
792 } else {
793 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_OFDM_EN,
794 B43_PHY_HT_CLASS_CTL_OFDM_EN);
795 if (new_channel->band == NL80211_BAND_2GHZ)
796 b43_phy_mask(dev, B43_PHY_HT_TEST, ~0x840);
797 }
798
799 if (1) /* TODO: On N it's for early devices only, what about HT? */
800 b43_phy_ht_tx_power_fix(dev);
801
802 b43_phy_ht_spur_avoid(dev, new_channel);
803
804 b43_phy_write(dev, 0x017e, 0x3830);
805}
806
807static int b43_phy_ht_set_channel(struct b43_wldev *dev,
808 struct ieee80211_channel *channel,
809 enum nl80211_channel_type channel_type)
810{
811 struct b43_phy *phy = &dev->phy;
812
813 const struct b43_phy_ht_channeltab_e_radio2059 *chent_r2059 = NULL;
814
815 if (phy->radio_ver == 0x2059) {
816 chent_r2059 = b43_phy_ht_get_channeltab_e_r2059(dev,
817 channel->center_freq);
818 if (!chent_r2059)
819 return -ESRCH;
820 } else {
821 return -ESRCH;
822 }
823
824 /* TODO: In case of N-PHY some bandwidth switching goes here */
825
826 if (phy->radio_ver == 0x2059) {
827 b43_radio_2059_channel_setup(dev, chent_r2059);
828 b43_phy_ht_channel_setup(dev, &(chent_r2059->phy_regs),
829 channel);
830 } else {
831 return -ESRCH;
832 }
833
834 return 0;
835}
836
837/**************************************************
838 * Basic PHY ops.
839 **************************************************/
840
841static int b43_phy_ht_op_allocate(struct b43_wldev *dev)
842{
843 struct b43_phy_ht *phy_ht;
844
845 phy_ht = kzalloc(sizeof(*phy_ht), GFP_KERNEL);
846 if (!phy_ht)
847 return -ENOMEM;
848 dev->phy.ht = phy_ht;
849
850 return 0;
851}
852
853static void b43_phy_ht_op_prepare_structs(struct b43_wldev *dev)
854{
855 struct b43_phy *phy = &dev->phy;
856 struct b43_phy_ht *phy_ht = phy->ht;
857 int i;
858
859 memset(phy_ht, 0, sizeof(*phy_ht));
860
861 phy_ht->tx_pwr_ctl = true;
862 for (i = 0; i < 3; i++)
863 phy_ht->tx_pwr_idx[i] = B43_PHY_HT_TXPCTL_CMD_C1_INIT + 1;
864
865 for (i = 0; i < 3; i++)
866 phy_ht->bb_mult_save[i] = -1;
867}
868
869static int b43_phy_ht_op_init(struct b43_wldev *dev)
870{
871 struct b43_phy_ht *phy_ht = dev->phy.ht;
872 u16 tmp;
873 u16 clip_state[3];
874 bool saved_tx_pwr_ctl;
875
876 if (dev->dev->bus_type != B43_BUS_BCMA) {
877 b43err(dev->wl, "HT-PHY is supported only on BCMA bus!\n");
878 return -EOPNOTSUPP;
879 }
880
881 b43_phy_ht_tables_init(dev);
882
883 b43_phy_mask(dev, 0x0be, ~0x2);
884 b43_phy_set(dev, 0x23f, 0x7ff);
885 b43_phy_set(dev, 0x240, 0x7ff);
886 b43_phy_set(dev, 0x241, 0x7ff);
887
888 b43_phy_ht_zero_extg(dev);
889
890 b43_phy_mask(dev, B43_PHY_EXTG(0), ~0x3);
891
892 b43_phy_write(dev, B43_PHY_HT_AFE_C1_OVER, 0);
893 b43_phy_write(dev, B43_PHY_HT_AFE_C2_OVER, 0);
894 b43_phy_write(dev, B43_PHY_HT_AFE_C3_OVER, 0);
895
896 b43_phy_write(dev, B43_PHY_EXTG(0x103), 0x20);
897 b43_phy_write(dev, B43_PHY_EXTG(0x101), 0x20);
898 b43_phy_write(dev, 0x20d, 0xb8);
899 b43_phy_write(dev, B43_PHY_EXTG(0x14f), 0xc8);
900 b43_phy_write(dev, 0x70, 0x50);
901 b43_phy_write(dev, 0x1ff, 0x30);
902
903 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ)
904 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_CCK_EN, 0);
905 else
906 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_CCK_EN,
907 B43_PHY_HT_CLASS_CTL_CCK_EN);
908
909 b43_phy_set(dev, 0xb1, 0x91);
910 b43_phy_write(dev, 0x32f, 0x0003);
911 b43_phy_write(dev, 0x077, 0x0010);
912 b43_phy_write(dev, 0x0b4, 0x0258);
913 b43_phy_mask(dev, 0x17e, ~0x4000);
914
915 b43_phy_write(dev, 0x0b9, 0x0072);
916
917 b43_httab_write_few(dev, B43_HTTAB16(7, 0x14e), 2, 0x010f, 0x010f);
918 b43_httab_write_few(dev, B43_HTTAB16(7, 0x15e), 2, 0x010f, 0x010f);
919 b43_httab_write_few(dev, B43_HTTAB16(7, 0x16e), 2, 0x010f, 0x010f);
920
921 b43_phy_ht_afe_unk1(dev);
922
923 b43_httab_write_few(dev, B43_HTTAB16(7, 0x130), 9, 0x777, 0x111, 0x111,
924 0x777, 0x111, 0x111, 0x777, 0x111, 0x111);
925
926 b43_httab_write(dev, B43_HTTAB16(7, 0x120), 0x0777);
927 b43_httab_write(dev, B43_HTTAB16(7, 0x124), 0x0777);
928
929 b43_httab_write(dev, B43_HTTAB16(8, 0x00), 0x02);
930 b43_httab_write(dev, B43_HTTAB16(8, 0x10), 0x02);
931 b43_httab_write(dev, B43_HTTAB16(8, 0x20), 0x02);
932
933 b43_httab_write_few(dev, B43_HTTAB16(8, 0x08), 4,
934 0x8e, 0x96, 0x96, 0x96);
935 b43_httab_write_few(dev, B43_HTTAB16(8, 0x18), 4,
936 0x8f, 0x9f, 0x9f, 0x9f);
937 b43_httab_write_few(dev, B43_HTTAB16(8, 0x28), 4,
938 0x8f, 0x9f, 0x9f, 0x9f);
939
940 b43_httab_write_few(dev, B43_HTTAB16(8, 0x0c), 4, 0x2, 0x2, 0x2, 0x2);
941 b43_httab_write_few(dev, B43_HTTAB16(8, 0x1c), 4, 0x2, 0x2, 0x2, 0x2);
942 b43_httab_write_few(dev, B43_HTTAB16(8, 0x2c), 4, 0x2, 0x2, 0x2, 0x2);
943
944 b43_phy_maskset(dev, 0x0280, 0xff00, 0x3e);
945 b43_phy_maskset(dev, 0x0283, 0xff00, 0x3e);
946 b43_phy_maskset(dev, B43_PHY_OFDM(0x0141), 0xff00, 0x46);
947 b43_phy_maskset(dev, 0x0283, 0xff00, 0x40);
948
949 b43_httab_write_few(dev, B43_HTTAB16(00, 0x8), 4,
950 0x09, 0x0e, 0x13, 0x18);
951 b43_httab_write_few(dev, B43_HTTAB16(01, 0x8), 4,
952 0x09, 0x0e, 0x13, 0x18);
953 /* TODO: Did wl mean 2 instead of 40? */
954 b43_httab_write_few(dev, B43_HTTAB16(40, 0x8), 4,
955 0x09, 0x0e, 0x13, 0x18);
956
957 b43_phy_maskset(dev, B43_PHY_OFDM(0x24), 0x3f, 0xd);
958 b43_phy_maskset(dev, B43_PHY_OFDM(0x64), 0x3f, 0xd);
959 b43_phy_maskset(dev, B43_PHY_OFDM(0xa4), 0x3f, 0xd);
960
961 b43_phy_set(dev, B43_PHY_EXTG(0x060), 0x1);
962 b43_phy_set(dev, B43_PHY_EXTG(0x064), 0x1);
963 b43_phy_set(dev, B43_PHY_EXTG(0x080), 0x1);
964 b43_phy_set(dev, B43_PHY_EXTG(0x084), 0x1);
965
966 /* Copy some tables entries */
967 tmp = b43_httab_read(dev, B43_HTTAB16(7, 0x144));
968 b43_httab_write(dev, B43_HTTAB16(7, 0x14a), tmp);
969 tmp = b43_httab_read(dev, B43_HTTAB16(7, 0x154));
970 b43_httab_write(dev, B43_HTTAB16(7, 0x15a), tmp);
971 tmp = b43_httab_read(dev, B43_HTTAB16(7, 0x164));
972 b43_httab_write(dev, B43_HTTAB16(7, 0x16a), tmp);
973
974 /* Reset CCA */
975 b43_phy_force_clock(dev, true);
976 tmp = b43_phy_read(dev, B43_PHY_HT_BBCFG);
977 b43_phy_write(dev, B43_PHY_HT_BBCFG, tmp | B43_PHY_HT_BBCFG_RSTCCA);
978 b43_phy_write(dev, B43_PHY_HT_BBCFG, tmp & ~B43_PHY_HT_BBCFG_RSTCCA);
979 b43_phy_force_clock(dev, false);
980
981 b43_mac_phy_clock_set(dev, true);
982
983 b43_phy_ht_pa_override(dev, false);
984 b43_phy_ht_force_rf_sequence(dev, B43_PHY_HT_RF_SEQ_TRIG_RX2TX);
985 b43_phy_ht_force_rf_sequence(dev, B43_PHY_HT_RF_SEQ_TRIG_RST2RX);
986 b43_phy_ht_pa_override(dev, true);
987
988 /* TODO: Should we restore it? Or store it in global PHY info? */
989 b43_phy_ht_classifier(dev, 0, 0);
990 b43_phy_ht_read_clip_detection(dev, clip_state);
991
992 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)
993 b43_phy_ht_bphy_init(dev);
994
995 b43_httab_write_bulk(dev, B43_HTTAB32(0x1a, 0xc0),
996 B43_HTTAB_1A_C0_LATE_SIZE, b43_httab_0x1a_0xc0_late);
997
998 saved_tx_pwr_ctl = phy_ht->tx_pwr_ctl;
999 b43_phy_ht_tx_power_fix(dev);
1000 b43_phy_ht_tx_power_ctl(dev, false);
1001 b43_phy_ht_tx_power_ctl_idle_tssi(dev);
1002 b43_phy_ht_tx_power_ctl_setup(dev);
1003 b43_phy_ht_tssi_setup(dev);
1004 b43_phy_ht_tx_power_ctl(dev, saved_tx_pwr_ctl);
1005
1006 return 0;
1007}
1008
1009static void b43_phy_ht_op_free(struct b43_wldev *dev)
1010{
1011 struct b43_phy *phy = &dev->phy;
1012 struct b43_phy_ht *phy_ht = phy->ht;
1013
1014 kfree(phy_ht);
1015 phy->ht = NULL;
1016}
1017
1018/* https://bcm-v4.sipsolutions.net/802.11/Radio/Switch%20Radio */
1019static void b43_phy_ht_op_software_rfkill(struct b43_wldev *dev,
1020 bool blocked)
1021{
1022 if (b43_read32(dev, B43_MMIO_MACCTL) & B43_MACCTL_ENABLED)
1023 b43err(dev->wl, "MAC not suspended\n");
1024
1025 if (blocked) {
1026 b43_phy_mask(dev, B43_PHY_HT_RF_CTL_CMD,
1027 ~B43_PHY_HT_RF_CTL_CMD_CHIP0_PU);
1028 } else {
1029 if (dev->phy.radio_ver == 0x2059)
1030 b43_radio_2059_init(dev);
1031 else
1032 B43_WARN_ON(1);
1033
1034 b43_switch_channel(dev, dev->phy.channel);
1035 }
1036}
1037
1038static void b43_phy_ht_op_switch_analog(struct b43_wldev *dev, bool on)
1039{
1040 if (on) {
1041 b43_phy_write(dev, B43_PHY_HT_AFE_C1, 0x00cd);
1042 b43_phy_write(dev, B43_PHY_HT_AFE_C1_OVER, 0x0000);
1043 b43_phy_write(dev, B43_PHY_HT_AFE_C2, 0x00cd);
1044 b43_phy_write(dev, B43_PHY_HT_AFE_C2_OVER, 0x0000);
1045 b43_phy_write(dev, B43_PHY_HT_AFE_C3, 0x00cd);
1046 b43_phy_write(dev, B43_PHY_HT_AFE_C3_OVER, 0x0000);
1047 } else {
1048 b43_phy_write(dev, B43_PHY_HT_AFE_C1_OVER, 0x07ff);
1049 b43_phy_write(dev, B43_PHY_HT_AFE_C1, 0x00fd);
1050 b43_phy_write(dev, B43_PHY_HT_AFE_C2_OVER, 0x07ff);
1051 b43_phy_write(dev, B43_PHY_HT_AFE_C2, 0x00fd);
1052 b43_phy_write(dev, B43_PHY_HT_AFE_C3_OVER, 0x07ff);
1053 b43_phy_write(dev, B43_PHY_HT_AFE_C3, 0x00fd);
1054 }
1055}
1056
1057static int b43_phy_ht_op_switch_channel(struct b43_wldev *dev,
1058 unsigned int new_channel)
1059{
1060 struct ieee80211_channel *channel = dev->wl->hw->conf.chandef.chan;
1061 enum nl80211_channel_type channel_type =
1062 cfg80211_get_chandef_type(&dev->wl->hw->conf.chandef);
1063
1064 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {
1065 if ((new_channel < 1) || (new_channel > 14))
1066 return -EINVAL;
1067 } else {
1068 return -EINVAL;
1069 }
1070
1071 return b43_phy_ht_set_channel(dev, channel, channel_type);
1072}
1073
1074static unsigned int b43_phy_ht_op_get_default_chan(struct b43_wldev *dev)
1075{
1076 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)
1077 return 11;
1078 return 36;
1079}
1080
1081/**************************************************
1082 * R/W ops.
1083 **************************************************/
1084
1085static void b43_phy_ht_op_maskset(struct b43_wldev *dev, u16 reg, u16 mask,
1086 u16 set)
1087{
1088 b43_write16f(dev, B43_MMIO_PHY_CONTROL, reg);
1089 b43_write16(dev, B43_MMIO_PHY_DATA,
1090 (b43_read16(dev, B43_MMIO_PHY_DATA) & mask) | set);
1091}
1092
1093static u16 b43_phy_ht_op_radio_read(struct b43_wldev *dev, u16 reg)
1094{
1095 /* HT-PHY needs 0x200 for read access */
1096 reg |= 0x200;
1097
1098 b43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);
1099 return b43_read16(dev, B43_MMIO_RADIO24_DATA);
1100}
1101
1102static void b43_phy_ht_op_radio_write(struct b43_wldev *dev, u16 reg,
1103 u16 value)
1104{
1105 b43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);
1106 b43_write16(dev, B43_MMIO_RADIO24_DATA, value);
1107}
1108
1109static enum b43_txpwr_result
1110b43_phy_ht_op_recalc_txpower(struct b43_wldev *dev, bool ignore_tssi)
1111{
1112 return B43_TXPWR_RES_DONE;
1113}
1114
1115static void b43_phy_ht_op_adjust_txpower(struct b43_wldev *dev)
1116{
1117}
1118
1119/**************************************************
1120 * PHY ops struct.
1121 **************************************************/
1122
1123const struct b43_phy_operations b43_phyops_ht = {
1124 .allocate = b43_phy_ht_op_allocate,
1125 .free = b43_phy_ht_op_free,
1126 .prepare_structs = b43_phy_ht_op_prepare_structs,
1127 .init = b43_phy_ht_op_init,
1128 .phy_maskset = b43_phy_ht_op_maskset,
1129 .radio_read = b43_phy_ht_op_radio_read,
1130 .radio_write = b43_phy_ht_op_radio_write,
1131 .software_rfkill = b43_phy_ht_op_software_rfkill,
1132 .switch_analog = b43_phy_ht_op_switch_analog,
1133 .switch_channel = b43_phy_ht_op_switch_channel,
1134 .get_default_chan = b43_phy_ht_op_get_default_chan,
1135 .recalc_txpower = b43_phy_ht_op_recalc_txpower,
1136 .adjust_txpower = b43_phy_ht_op_adjust_txpower,
1137};
1/*
2
3 Broadcom B43 wireless driver
4 IEEE 802.11n HT-PHY support
5
6 Copyright (c) 2011 Rafał Miłecki <zajec5@gmail.com>
7
8 This program is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 2 of the License, or
11 (at your option) any later version.
12
13 This program is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with this program; see the file COPYING. If not, write to
20 the Free Software Foundation, Inc., 51 Franklin Steet, Fifth Floor,
21 Boston, MA 02110-1301, USA.
22
23*/
24
25#include <linux/slab.h>
26
27#include "b43.h"
28#include "phy_ht.h"
29#include "tables_phy_ht.h"
30#include "radio_2059.h"
31#include "main.h"
32
33/* Force values to keep compatibility with wl */
34enum ht_rssi_type {
35 HT_RSSI_W1 = 0,
36 HT_RSSI_W2 = 1,
37 HT_RSSI_NB = 2,
38 HT_RSSI_IQ = 3,
39 HT_RSSI_TSSI_2G = 4,
40 HT_RSSI_TSSI_5G = 5,
41 HT_RSSI_TBD = 6,
42};
43
44/**************************************************
45 * Radio 2059.
46 **************************************************/
47
48static void b43_radio_2059_channel_setup(struct b43_wldev *dev,
49 const struct b43_phy_ht_channeltab_e_radio2059 *e)
50{
51 static const u16 routing[] = { R2059_C1, R2059_C2, R2059_C3, };
52 u16 r;
53 int core;
54
55 b43_radio_write(dev, 0x16, e->radio_syn16);
56 b43_radio_write(dev, 0x17, e->radio_syn17);
57 b43_radio_write(dev, 0x22, e->radio_syn22);
58 b43_radio_write(dev, 0x25, e->radio_syn25);
59 b43_radio_write(dev, 0x27, e->radio_syn27);
60 b43_radio_write(dev, 0x28, e->radio_syn28);
61 b43_radio_write(dev, 0x29, e->radio_syn29);
62 b43_radio_write(dev, 0x2c, e->radio_syn2c);
63 b43_radio_write(dev, 0x2d, e->radio_syn2d);
64 b43_radio_write(dev, 0x37, e->radio_syn37);
65 b43_radio_write(dev, 0x41, e->radio_syn41);
66 b43_radio_write(dev, 0x43, e->radio_syn43);
67 b43_radio_write(dev, 0x47, e->radio_syn47);
68
69 for (core = 0; core < 3; core++) {
70 r = routing[core];
71 b43_radio_write(dev, r | 0x4a, e->radio_rxtx4a);
72 b43_radio_write(dev, r | 0x58, e->radio_rxtx58);
73 b43_radio_write(dev, r | 0x5a, e->radio_rxtx5a);
74 b43_radio_write(dev, r | 0x6a, e->radio_rxtx6a);
75 b43_radio_write(dev, r | 0x6d, e->radio_rxtx6d);
76 b43_radio_write(dev, r | 0x6e, e->radio_rxtx6e);
77 b43_radio_write(dev, r | 0x92, e->radio_rxtx92);
78 b43_radio_write(dev, r | 0x98, e->radio_rxtx98);
79 }
80
81 udelay(50);
82
83 /* Calibration */
84 b43_radio_mask(dev, R2059_RFPLL_MISC_EN, ~0x1);
85 b43_radio_mask(dev, R2059_RFPLL_MISC_CAL_RESETN, ~0x4);
86 b43_radio_set(dev, R2059_RFPLL_MISC_CAL_RESETN, 0x4);
87 b43_radio_set(dev, R2059_RFPLL_MISC_EN, 0x1);
88
89 udelay(300);
90}
91
92/* Calibrate resistors in LPF of PLL? */
93static void b43_radio_2059_rcal(struct b43_wldev *dev)
94{
95 /* Enable */
96 b43_radio_set(dev, R2059_C3 | R2059_RCAL_CONFIG, 0x1);
97 usleep_range(10, 20);
98
99 b43_radio_set(dev, R2059_C3 | 0x0BF, 0x1);
100 b43_radio_maskset(dev, R2059_C3 | 0x19B, 0x3, 0x2);
101
102 /* Start */
103 b43_radio_set(dev, R2059_C3 | R2059_RCAL_CONFIG, 0x2);
104 usleep_range(100, 200);
105
106 /* Stop */
107 b43_radio_mask(dev, R2059_C3 | R2059_RCAL_CONFIG, ~0x2);
108
109 if (!b43_radio_wait_value(dev, R2059_C3 | R2059_RCAL_STATUS, 1, 1, 100,
110 1000000))
111 b43err(dev->wl, "Radio 0x2059 rcal timeout\n");
112
113 /* Disable */
114 b43_radio_mask(dev, R2059_C3 | R2059_RCAL_CONFIG, ~0x1);
115
116 b43_radio_set(dev, 0xa, 0x60);
117}
118
119/* Calibrate the internal RC oscillator? */
120static void b43_radio_2057_rccal(struct b43_wldev *dev)
121{
122 const u16 radio_values[3][2] = {
123 { 0x61, 0xE9 }, { 0x69, 0xD5 }, { 0x73, 0x99 },
124 };
125 int i;
126
127 for (i = 0; i < 3; i++) {
128 b43_radio_write(dev, R2059_RCCAL_MASTER, radio_values[i][0]);
129 b43_radio_write(dev, R2059_RCCAL_X1, 0x6E);
130 b43_radio_write(dev, R2059_RCCAL_TRC0, radio_values[i][1]);
131
132 /* Start */
133 b43_radio_write(dev, R2059_RCCAL_START_R1_Q1_P1, 0x55);
134
135 /* Wait */
136 if (!b43_radio_wait_value(dev, R2059_RCCAL_DONE_OSCCAP, 2, 2,
137 500, 5000000))
138 b43err(dev->wl, "Radio 0x2059 rccal timeout\n");
139
140 /* Stop */
141 b43_radio_write(dev, R2059_RCCAL_START_R1_Q1_P1, 0x15);
142 }
143
144 b43_radio_mask(dev, R2059_RCCAL_MASTER, ~0x1);
145}
146
147static void b43_radio_2059_init_pre(struct b43_wldev *dev)
148{
149 b43_phy_mask(dev, B43_PHY_HT_RF_CTL_CMD, ~B43_PHY_HT_RF_CTL_CMD_CHIP0_PU);
150 b43_phy_set(dev, B43_PHY_HT_RF_CTL_CMD, B43_PHY_HT_RF_CTL_CMD_FORCE);
151 b43_phy_mask(dev, B43_PHY_HT_RF_CTL_CMD, ~B43_PHY_HT_RF_CTL_CMD_FORCE);
152 b43_phy_set(dev, B43_PHY_HT_RF_CTL_CMD, B43_PHY_HT_RF_CTL_CMD_CHIP0_PU);
153}
154
155static void b43_radio_2059_init(struct b43_wldev *dev)
156{
157 const u16 routing[] = { R2059_C1, R2059_C2, R2059_C3 };
158 int i;
159
160 /* Prepare (reset?) radio */
161 b43_radio_2059_init_pre(dev);
162
163 r2059_upload_inittabs(dev);
164
165 for (i = 0; i < ARRAY_SIZE(routing); i++)
166 b43_radio_set(dev, routing[i] | 0x146, 0x3);
167
168 /* Post init starts below */
169
170 b43_radio_set(dev, R2059_RFPLL_MISC_CAL_RESETN, 0x0078);
171 b43_radio_set(dev, R2059_XTAL_CONFIG2, 0x0080);
172 msleep(2);
173 b43_radio_mask(dev, R2059_RFPLL_MISC_CAL_RESETN, ~0x0078);
174 b43_radio_mask(dev, R2059_XTAL_CONFIG2, ~0x0080);
175
176 if (1) { /* FIXME */
177 b43_radio_2059_rcal(dev);
178 b43_radio_2057_rccal(dev);
179 }
180
181 b43_radio_mask(dev, R2059_RFPLL_MASTER, ~0x0008);
182}
183
184/**************************************************
185 * RF
186 **************************************************/
187
188static void b43_phy_ht_force_rf_sequence(struct b43_wldev *dev, u16 rf_seq)
189{
190 u8 i;
191
192 u16 save_seq_mode = b43_phy_read(dev, B43_PHY_HT_RF_SEQ_MODE);
193 b43_phy_set(dev, B43_PHY_HT_RF_SEQ_MODE, 0x3);
194
195 b43_phy_set(dev, B43_PHY_HT_RF_SEQ_TRIG, rf_seq);
196 for (i = 0; i < 200; i++) {
197 if (!(b43_phy_read(dev, B43_PHY_HT_RF_SEQ_STATUS) & rf_seq)) {
198 i = 0;
199 break;
200 }
201 msleep(1);
202 }
203 if (i)
204 b43err(dev->wl, "Forcing RF sequence timeout\n");
205
206 b43_phy_write(dev, B43_PHY_HT_RF_SEQ_MODE, save_seq_mode);
207}
208
209static void b43_phy_ht_pa_override(struct b43_wldev *dev, bool enable)
210{
211 struct b43_phy_ht *htphy = dev->phy.ht;
212 static const u16 regs[3] = { B43_PHY_HT_RF_CTL_INT_C1,
213 B43_PHY_HT_RF_CTL_INT_C2,
214 B43_PHY_HT_RF_CTL_INT_C3 };
215 int i;
216
217 if (enable) {
218 for (i = 0; i < 3; i++)
219 b43_phy_write(dev, regs[i], htphy->rf_ctl_int_save[i]);
220 } else {
221 for (i = 0; i < 3; i++)
222 htphy->rf_ctl_int_save[i] = b43_phy_read(dev, regs[i]);
223 /* TODO: Does 5GHz band use different value (not 0x0400)? */
224 for (i = 0; i < 3; i++)
225 b43_phy_write(dev, regs[i], 0x0400);
226 }
227}
228
229/**************************************************
230 * Various PHY ops
231 **************************************************/
232
233static u16 b43_phy_ht_classifier(struct b43_wldev *dev, u16 mask, u16 val)
234{
235 u16 tmp;
236 u16 allowed = B43_PHY_HT_CLASS_CTL_CCK_EN |
237 B43_PHY_HT_CLASS_CTL_OFDM_EN |
238 B43_PHY_HT_CLASS_CTL_WAITED_EN;
239
240 tmp = b43_phy_read(dev, B43_PHY_HT_CLASS_CTL);
241 tmp &= allowed;
242 tmp &= ~mask;
243 tmp |= (val & mask);
244 b43_phy_maskset(dev, B43_PHY_HT_CLASS_CTL, ~allowed, tmp);
245
246 return tmp;
247}
248
249static void b43_phy_ht_reset_cca(struct b43_wldev *dev)
250{
251 u16 bbcfg;
252
253 b43_phy_force_clock(dev, true);
254 bbcfg = b43_phy_read(dev, B43_PHY_HT_BBCFG);
255 b43_phy_write(dev, B43_PHY_HT_BBCFG, bbcfg | B43_PHY_HT_BBCFG_RSTCCA);
256 udelay(1);
257 b43_phy_write(dev, B43_PHY_HT_BBCFG, bbcfg & ~B43_PHY_HT_BBCFG_RSTCCA);
258 b43_phy_force_clock(dev, false);
259
260 b43_phy_ht_force_rf_sequence(dev, B43_PHY_HT_RF_SEQ_TRIG_RST2RX);
261}
262
263static void b43_phy_ht_zero_extg(struct b43_wldev *dev)
264{
265 u8 i, j;
266 u16 base[] = { 0x40, 0x60, 0x80 };
267
268 for (i = 0; i < ARRAY_SIZE(base); i++) {
269 for (j = 0; j < 4; j++)
270 b43_phy_write(dev, B43_PHY_EXTG(base[i] + j), 0);
271 }
272
273 for (i = 0; i < ARRAY_SIZE(base); i++)
274 b43_phy_write(dev, B43_PHY_EXTG(base[i] + 0xc), 0);
275}
276
277/* Some unknown AFE (Analog Frondned) op */
278static void b43_phy_ht_afe_unk1(struct b43_wldev *dev)
279{
280 u8 i;
281
282 static const u16 ctl_regs[3][2] = {
283 { B43_PHY_HT_AFE_C1_OVER, B43_PHY_HT_AFE_C1 },
284 { B43_PHY_HT_AFE_C2_OVER, B43_PHY_HT_AFE_C2 },
285 { B43_PHY_HT_AFE_C3_OVER, B43_PHY_HT_AFE_C3},
286 };
287
288 for (i = 0; i < 3; i++) {
289 /* TODO: verify masks&sets */
290 b43_phy_set(dev, ctl_regs[i][1], 0x4);
291 b43_phy_set(dev, ctl_regs[i][0], 0x4);
292 b43_phy_mask(dev, ctl_regs[i][1], ~0x1);
293 b43_phy_set(dev, ctl_regs[i][0], 0x1);
294 b43_httab_write(dev, B43_HTTAB16(8, 5 + (i * 0x10)), 0);
295 b43_phy_mask(dev, ctl_regs[i][0], ~0x4);
296 }
297}
298
299static void b43_phy_ht_read_clip_detection(struct b43_wldev *dev, u16 *clip_st)
300{
301 clip_st[0] = b43_phy_read(dev, B43_PHY_HT_C1_CLIP1THRES);
302 clip_st[1] = b43_phy_read(dev, B43_PHY_HT_C2_CLIP1THRES);
303 clip_st[2] = b43_phy_read(dev, B43_PHY_HT_C3_CLIP1THRES);
304}
305
306static void b43_phy_ht_bphy_init(struct b43_wldev *dev)
307{
308 unsigned int i;
309 u16 val;
310
311 val = 0x1E1F;
312 for (i = 0; i < 16; i++) {
313 b43_phy_write(dev, B43_PHY_N_BMODE(0x88 + i), val);
314 val -= 0x202;
315 }
316 val = 0x3E3F;
317 for (i = 0; i < 16; i++) {
318 b43_phy_write(dev, B43_PHY_N_BMODE(0x98 + i), val);
319 val -= 0x202;
320 }
321 b43_phy_write(dev, B43_PHY_N_BMODE(0x38), 0x668);
322}
323
324static void b43_phy_ht_bphy_reset(struct b43_wldev *dev, bool reset)
325{
326 u16 tmp;
327
328 tmp = b43_read16(dev, B43_MMIO_PSM_PHY_HDR);
329 b43_write16(dev, B43_MMIO_PSM_PHY_HDR,
330 tmp | B43_PSM_HDR_MAC_PHY_FORCE_CLK);
331
332 /* Put BPHY in or take it out of the reset */
333 if (reset)
334 b43_phy_set(dev, B43_PHY_B_BBCFG,
335 B43_PHY_B_BBCFG_RSTCCA | B43_PHY_B_BBCFG_RSTRX);
336 else
337 b43_phy_mask(dev, B43_PHY_B_BBCFG,
338 (u16)~(B43_PHY_B_BBCFG_RSTCCA |
339 B43_PHY_B_BBCFG_RSTRX));
340
341 b43_write16(dev, B43_MMIO_PSM_PHY_HDR, tmp);
342}
343
344/**************************************************
345 * Samples
346 **************************************************/
347
348static void b43_phy_ht_stop_playback(struct b43_wldev *dev)
349{
350 struct b43_phy_ht *phy_ht = dev->phy.ht;
351 u16 tmp;
352 int i;
353
354 tmp = b43_phy_read(dev, B43_PHY_HT_SAMP_STAT);
355 if (tmp & 0x1)
356 b43_phy_set(dev, B43_PHY_HT_SAMP_CMD, B43_PHY_HT_SAMP_CMD_STOP);
357 else if (tmp & 0x2)
358 b43_phy_mask(dev, B43_PHY_HT_IQLOCAL_CMDGCTL, 0x7FFF);
359
360 b43_phy_mask(dev, B43_PHY_HT_SAMP_CMD, ~0x0004);
361
362 for (i = 0; i < 3; i++) {
363 if (phy_ht->bb_mult_save[i] >= 0) {
364 b43_httab_write(dev, B43_HTTAB16(13, 0x63 + i * 4),
365 phy_ht->bb_mult_save[i]);
366 b43_httab_write(dev, B43_HTTAB16(13, 0x67 + i * 4),
367 phy_ht->bb_mult_save[i]);
368 }
369 }
370}
371
372static u16 b43_phy_ht_load_samples(struct b43_wldev *dev)
373{
374 int i;
375 u16 len = 20 << 3;
376
377 b43_phy_write(dev, B43_PHY_HT_TABLE_ADDR, 0x4400);
378
379 for (i = 0; i < len; i++) {
380 b43_phy_write(dev, B43_PHY_HT_TABLE_DATAHI, 0);
381 b43_phy_write(dev, B43_PHY_HT_TABLE_DATALO, 0);
382 }
383
384 return len;
385}
386
387static void b43_phy_ht_run_samples(struct b43_wldev *dev, u16 samps, u16 loops,
388 u16 wait)
389{
390 struct b43_phy_ht *phy_ht = dev->phy.ht;
391 u16 save_seq_mode;
392 int i;
393
394 for (i = 0; i < 3; i++) {
395 if (phy_ht->bb_mult_save[i] < 0)
396 phy_ht->bb_mult_save[i] = b43_httab_read(dev, B43_HTTAB16(13, 0x63 + i * 4));
397 }
398
399 b43_phy_write(dev, B43_PHY_HT_SAMP_DEP_CNT, samps - 1);
400 if (loops != 0xFFFF)
401 loops--;
402 b43_phy_write(dev, B43_PHY_HT_SAMP_LOOP_CNT, loops);
403 b43_phy_write(dev, B43_PHY_HT_SAMP_WAIT_CNT, wait);
404
405 save_seq_mode = b43_phy_read(dev, B43_PHY_HT_RF_SEQ_MODE);
406 b43_phy_set(dev, B43_PHY_HT_RF_SEQ_MODE,
407 B43_PHY_HT_RF_SEQ_MODE_CA_OVER);
408
409 /* TODO: find out mask bits! Do we need more function arguments? */
410 b43_phy_mask(dev, B43_PHY_HT_SAMP_CMD, ~0);
411 b43_phy_mask(dev, B43_PHY_HT_SAMP_CMD, ~0);
412 b43_phy_mask(dev, B43_PHY_HT_IQLOCAL_CMDGCTL, ~0);
413 b43_phy_set(dev, B43_PHY_HT_SAMP_CMD, 0x1);
414
415 for (i = 0; i < 100; i++) {
416 if (!(b43_phy_read(dev, B43_PHY_HT_RF_SEQ_STATUS) & 1)) {
417 i = 0;
418 break;
419 }
420 udelay(10);
421 }
422 if (i)
423 b43err(dev->wl, "run samples timeout\n");
424
425 b43_phy_write(dev, B43_PHY_HT_RF_SEQ_MODE, save_seq_mode);
426}
427
428static void b43_phy_ht_tx_tone(struct b43_wldev *dev)
429{
430 u16 samp;
431
432 samp = b43_phy_ht_load_samples(dev);
433 b43_phy_ht_run_samples(dev, samp, 0xFFFF, 0);
434}
435
436/**************************************************
437 * RSSI
438 **************************************************/
439
440static void b43_phy_ht_rssi_select(struct b43_wldev *dev, u8 core_sel,
441 enum ht_rssi_type rssi_type)
442{
443 static const u16 ctl_regs[3][2] = {
444 { B43_PHY_HT_AFE_C1, B43_PHY_HT_AFE_C1_OVER, },
445 { B43_PHY_HT_AFE_C2, B43_PHY_HT_AFE_C2_OVER, },
446 { B43_PHY_HT_AFE_C3, B43_PHY_HT_AFE_C3_OVER, },
447 };
448 static const u16 radio_r[] = { R2059_C1, R2059_C2, R2059_C3, };
449 int core;
450
451 if (core_sel == 0) {
452 b43err(dev->wl, "RSSI selection for core off not implemented yet\n");
453 } else {
454 for (core = 0; core < 3; core++) {
455 /* Check if caller requested a one specific core */
456 if ((core_sel == 1 && core != 0) ||
457 (core_sel == 2 && core != 1) ||
458 (core_sel == 3 && core != 2))
459 continue;
460
461 switch (rssi_type) {
462 case HT_RSSI_TSSI_2G:
463 b43_phy_set(dev, ctl_regs[core][0], 0x3 << 8);
464 b43_phy_set(dev, ctl_regs[core][0], 0x3 << 10);
465 b43_phy_set(dev, ctl_regs[core][1], 0x1 << 9);
466 b43_phy_set(dev, ctl_regs[core][1], 0x1 << 10);
467
468 b43_radio_set(dev, R2059_C3 | 0xbf, 0x1);
469 b43_radio_write(dev, radio_r[core] | 0x159,
470 0x11);
471 break;
472 default:
473 b43err(dev->wl, "RSSI selection for type %d not implemented yet\n",
474 rssi_type);
475 }
476 }
477 }
478}
479
480static void b43_phy_ht_poll_rssi(struct b43_wldev *dev, enum ht_rssi_type type,
481 s32 *buf, u8 nsamp)
482{
483 u16 phy_regs_values[12];
484 static const u16 phy_regs_to_save[] = {
485 B43_PHY_HT_AFE_C1, B43_PHY_HT_AFE_C1_OVER,
486 0x848, 0x841,
487 B43_PHY_HT_AFE_C2, B43_PHY_HT_AFE_C2_OVER,
488 0x868, 0x861,
489 B43_PHY_HT_AFE_C3, B43_PHY_HT_AFE_C3_OVER,
490 0x888, 0x881,
491 };
492 u16 tmp[3];
493 int i;
494
495 for (i = 0; i < 12; i++)
496 phy_regs_values[i] = b43_phy_read(dev, phy_regs_to_save[i]);
497
498 b43_phy_ht_rssi_select(dev, 5, type);
499
500 for (i = 0; i < 6; i++)
501 buf[i] = 0;
502
503 for (i = 0; i < nsamp; i++) {
504 tmp[0] = b43_phy_read(dev, B43_PHY_HT_RSSI_C1);
505 tmp[1] = b43_phy_read(dev, B43_PHY_HT_RSSI_C2);
506 tmp[2] = b43_phy_read(dev, B43_PHY_HT_RSSI_C3);
507
508 buf[0] += ((s8)((tmp[0] & 0x3F) << 2)) >> 2;
509 buf[1] += ((s8)(((tmp[0] >> 8) & 0x3F) << 2)) >> 2;
510 buf[2] += ((s8)((tmp[1] & 0x3F) << 2)) >> 2;
511 buf[3] += ((s8)(((tmp[1] >> 8) & 0x3F) << 2)) >> 2;
512 buf[4] += ((s8)((tmp[2] & 0x3F) << 2)) >> 2;
513 buf[5] += ((s8)(((tmp[2] >> 8) & 0x3F) << 2)) >> 2;
514 }
515
516 for (i = 0; i < 12; i++)
517 b43_phy_write(dev, phy_regs_to_save[i], phy_regs_values[i]);
518}
519
520/**************************************************
521 * Tx/Rx
522 **************************************************/
523
524static void b43_phy_ht_tx_power_fix(struct b43_wldev *dev)
525{
526 int i;
527
528 for (i = 0; i < 3; i++) {
529 u16 mask;
530 u32 tmp = b43_httab_read(dev, B43_HTTAB32(26, 0xE8));
531
532 if (0) /* FIXME */
533 mask = 0x2 << (i * 4);
534 else
535 mask = 0;
536 b43_phy_mask(dev, B43_PHY_EXTG(0x108), mask);
537
538 b43_httab_write(dev, B43_HTTAB16(7, 0x110 + i), tmp >> 16);
539 b43_httab_write(dev, B43_HTTAB8(13, 0x63 + (i * 4)),
540 tmp & 0xFF);
541 b43_httab_write(dev, B43_HTTAB8(13, 0x73 + (i * 4)),
542 tmp & 0xFF);
543 }
544}
545
546static void b43_phy_ht_tx_power_ctl(struct b43_wldev *dev, bool enable)
547{
548 struct b43_phy_ht *phy_ht = dev->phy.ht;
549 u16 en_bits = B43_PHY_HT_TXPCTL_CMD_C1_COEFF |
550 B43_PHY_HT_TXPCTL_CMD_C1_HWPCTLEN |
551 B43_PHY_HT_TXPCTL_CMD_C1_PCTLEN;
552 static const u16 cmd_regs[3] = { B43_PHY_HT_TXPCTL_CMD_C1,
553 B43_PHY_HT_TXPCTL_CMD_C2,
554 B43_PHY_HT_TXPCTL_CMD_C3 };
555 static const u16 status_regs[3] = { B43_PHY_HT_TX_PCTL_STATUS_C1,
556 B43_PHY_HT_TX_PCTL_STATUS_C2,
557 B43_PHY_HT_TX_PCTL_STATUS_C3 };
558 int i;
559
560 if (!enable) {
561 if (b43_phy_read(dev, B43_PHY_HT_TXPCTL_CMD_C1) & en_bits) {
562 /* We disable enabled TX pwr ctl, save it's state */
563 for (i = 0; i < 3; i++)
564 phy_ht->tx_pwr_idx[i] =
565 b43_phy_read(dev, status_regs[i]);
566 }
567 b43_phy_mask(dev, B43_PHY_HT_TXPCTL_CMD_C1, ~en_bits);
568 } else {
569 b43_phy_set(dev, B43_PHY_HT_TXPCTL_CMD_C1, en_bits);
570
571 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ) {
572 for (i = 0; i < 3; i++)
573 b43_phy_write(dev, cmd_regs[i], 0x32);
574 }
575
576 for (i = 0; i < 3; i++)
577 if (phy_ht->tx_pwr_idx[i] <=
578 B43_PHY_HT_TXPCTL_CMD_C1_INIT)
579 b43_phy_write(dev, cmd_regs[i],
580 phy_ht->tx_pwr_idx[i]);
581 }
582
583 phy_ht->tx_pwr_ctl = enable;
584}
585
586static void b43_phy_ht_tx_power_ctl_idle_tssi(struct b43_wldev *dev)
587{
588 struct b43_phy_ht *phy_ht = dev->phy.ht;
589 static const u16 base[] = { 0x840, 0x860, 0x880 };
590 u16 save_regs[3][3];
591 s32 rssi_buf[6];
592 int core;
593
594 for (core = 0; core < 3; core++) {
595 save_regs[core][1] = b43_phy_read(dev, base[core] + 6);
596 save_regs[core][2] = b43_phy_read(dev, base[core] + 7);
597 save_regs[core][0] = b43_phy_read(dev, base[core] + 0);
598
599 b43_phy_write(dev, base[core] + 6, 0);
600 b43_phy_mask(dev, base[core] + 7, ~0xF); /* 0xF? Or just 0x6? */
601 b43_phy_set(dev, base[core] + 0, 0x0400);
602 b43_phy_set(dev, base[core] + 0, 0x1000);
603 }
604
605 b43_phy_ht_tx_tone(dev);
606 udelay(20);
607 b43_phy_ht_poll_rssi(dev, HT_RSSI_TSSI_2G, rssi_buf, 1);
608 b43_phy_ht_stop_playback(dev);
609 b43_phy_ht_reset_cca(dev);
610
611 phy_ht->idle_tssi[0] = rssi_buf[0] & 0xff;
612 phy_ht->idle_tssi[1] = rssi_buf[2] & 0xff;
613 phy_ht->idle_tssi[2] = rssi_buf[4] & 0xff;
614
615 for (core = 0; core < 3; core++) {
616 b43_phy_write(dev, base[core] + 0, save_regs[core][0]);
617 b43_phy_write(dev, base[core] + 6, save_regs[core][1]);
618 b43_phy_write(dev, base[core] + 7, save_regs[core][2]);
619 }
620}
621
622static void b43_phy_ht_tssi_setup(struct b43_wldev *dev)
623{
624 static const u16 routing[] = { R2059_C1, R2059_C2, R2059_C3, };
625 int core;
626
627 /* 0x159 is probably TX_SSI_MUX or TSSIG (by comparing to N-PHY) */
628 for (core = 0; core < 3; core++) {
629 b43_radio_set(dev, 0x8bf, 0x1);
630 b43_radio_write(dev, routing[core] | 0x0159, 0x0011);
631 }
632}
633
634static void b43_phy_ht_tx_power_ctl_setup(struct b43_wldev *dev)
635{
636 struct b43_phy_ht *phy_ht = dev->phy.ht;
637 struct ssb_sprom *sprom = dev->dev->bus_sprom;
638
639 u8 *idle = phy_ht->idle_tssi;
640 u8 target[3];
641 s16 a1[3], b0[3], b1[3];
642
643 u16 freq = dev->phy.chandef->chan->center_freq;
644 int i, c;
645
646 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {
647 for (c = 0; c < 3; c++) {
648 target[c] = sprom->core_pwr_info[c].maxpwr_2g;
649 a1[c] = sprom->core_pwr_info[c].pa_2g[0];
650 b0[c] = sprom->core_pwr_info[c].pa_2g[1];
651 b1[c] = sprom->core_pwr_info[c].pa_2g[2];
652 }
653 } else if (freq >= 4900 && freq < 5100) {
654 for (c = 0; c < 3; c++) {
655 target[c] = sprom->core_pwr_info[c].maxpwr_5gl;
656 a1[c] = sprom->core_pwr_info[c].pa_5gl[0];
657 b0[c] = sprom->core_pwr_info[c].pa_5gl[1];
658 b1[c] = sprom->core_pwr_info[c].pa_5gl[2];
659 }
660 } else if (freq >= 5100 && freq < 5500) {
661 for (c = 0; c < 3; c++) {
662 target[c] = sprom->core_pwr_info[c].maxpwr_5g;
663 a1[c] = sprom->core_pwr_info[c].pa_5g[0];
664 b0[c] = sprom->core_pwr_info[c].pa_5g[1];
665 b1[c] = sprom->core_pwr_info[c].pa_5g[2];
666 }
667 } else if (freq >= 5500) {
668 for (c = 0; c < 3; c++) {
669 target[c] = sprom->core_pwr_info[c].maxpwr_5gh;
670 a1[c] = sprom->core_pwr_info[c].pa_5gh[0];
671 b0[c] = sprom->core_pwr_info[c].pa_5gh[1];
672 b1[c] = sprom->core_pwr_info[c].pa_5gh[2];
673 }
674 } else {
675 target[0] = target[1] = target[2] = 52;
676 a1[0] = a1[1] = a1[2] = -424;
677 b0[0] = b0[1] = b0[2] = 5612;
678 b1[0] = b1[1] = b1[2] = -1393;
679 }
680
681 b43_phy_set(dev, B43_PHY_HT_TSSIMODE, B43_PHY_HT_TSSIMODE_EN);
682 b43_phy_mask(dev, B43_PHY_HT_TXPCTL_CMD_C1,
683 ~B43_PHY_HT_TXPCTL_CMD_C1_PCTLEN & 0xFFFF);
684
685 /* TODO: Does it depend on sprom->fem.ghz2.tssipos? */
686 b43_phy_set(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI, 0x4000);
687
688 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1,
689 ~B43_PHY_HT_TXPCTL_CMD_C1_INIT, 0x19);
690 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C2,
691 ~B43_PHY_HT_TXPCTL_CMD_C2_INIT, 0x19);
692 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C3,
693 ~B43_PHY_HT_TXPCTL_CMD_C3_INIT, 0x19);
694
695 b43_phy_set(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI,
696 B43_PHY_HT_TXPCTL_IDLE_TSSI_BINF);
697
698 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI,
699 ~B43_PHY_HT_TXPCTL_IDLE_TSSI_C1,
700 idle[0] << B43_PHY_HT_TXPCTL_IDLE_TSSI_C1_SHIFT);
701 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI,
702 ~B43_PHY_HT_TXPCTL_IDLE_TSSI_C2,
703 idle[1] << B43_PHY_HT_TXPCTL_IDLE_TSSI_C2_SHIFT);
704 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_IDLE_TSSI2,
705 ~B43_PHY_HT_TXPCTL_IDLE_TSSI2_C3,
706 idle[2] << B43_PHY_HT_TXPCTL_IDLE_TSSI2_C3_SHIFT);
707
708 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_N, ~B43_PHY_HT_TXPCTL_N_TSSID,
709 0xf0);
710 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_N, ~B43_PHY_HT_TXPCTL_N_NPTIL2,
711 0x3 << B43_PHY_HT_TXPCTL_N_NPTIL2_SHIFT);
712#if 0
713 /* TODO: what to mask/set? */
714 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1, 0x800, 0)
715 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_CMD_C1, 0x400, 0)
716#endif
717
718 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR,
719 ~B43_PHY_HT_TXPCTL_TARG_PWR_C1,
720 target[0] << B43_PHY_HT_TXPCTL_TARG_PWR_C1_SHIFT);
721 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR,
722 ~B43_PHY_HT_TXPCTL_TARG_PWR_C2 & 0xFFFF,
723 target[1] << B43_PHY_HT_TXPCTL_TARG_PWR_C2_SHIFT);
724 b43_phy_maskset(dev, B43_PHY_HT_TXPCTL_TARG_PWR2,
725 ~B43_PHY_HT_TXPCTL_TARG_PWR2_C3,
726 target[2] << B43_PHY_HT_TXPCTL_TARG_PWR2_C3_SHIFT);
727
728 for (c = 0; c < 3; c++) {
729 s32 num, den, pwr;
730 u32 regval[64];
731
732 for (i = 0; i < 64; i++) {
733 num = 8 * (16 * b0[c] + b1[c] * i);
734 den = 32768 + a1[c] * i;
735 pwr = max((4 * num + den / 2) / den, -8);
736 regval[i] = pwr;
737 }
738 b43_httab_write_bulk(dev, B43_HTTAB16(26 + c, 0), 64, regval);
739 }
740}
741
742/**************************************************
743 * Channel switching ops.
744 **************************************************/
745
746static void b43_phy_ht_spur_avoid(struct b43_wldev *dev,
747 struct ieee80211_channel *new_channel)
748{
749 struct bcma_device *core = dev->dev->bdev;
750 int spuravoid = 0;
751
752 /* Check for 13 and 14 is just a guess, we don't have enough logs. */
753 if (new_channel->hw_value == 13 || new_channel->hw_value == 14)
754 spuravoid = 1;
755 bcma_core_pll_ctl(core, B43_BCMA_CLKCTLST_PHY_PLL_REQ, 0, false);
756 bcma_pmu_spuravoid_pllupdate(&core->bus->drv_cc, spuravoid);
757 bcma_core_pll_ctl(core,
758 B43_BCMA_CLKCTLST_80211_PLL_REQ |
759 B43_BCMA_CLKCTLST_PHY_PLL_REQ,
760 B43_BCMA_CLKCTLST_80211_PLL_ST |
761 B43_BCMA_CLKCTLST_PHY_PLL_ST, false);
762
763 b43_mac_switch_freq(dev, spuravoid);
764
765 b43_wireless_core_phy_pll_reset(dev);
766
767 if (spuravoid)
768 b43_phy_set(dev, B43_PHY_HT_BBCFG, B43_PHY_HT_BBCFG_RSTRX);
769 else
770 b43_phy_mask(dev, B43_PHY_HT_BBCFG,
771 ~B43_PHY_HT_BBCFG_RSTRX & 0xFFFF);
772
773 b43_phy_ht_reset_cca(dev);
774}
775
776static void b43_phy_ht_channel_setup(struct b43_wldev *dev,
777 const struct b43_phy_ht_channeltab_e_phy *e,
778 struct ieee80211_channel *new_channel)
779{
780 if (new_channel->band == NL80211_BAND_5GHZ) {
781 /* Switch to 2 GHz for a moment to access B-PHY regs */
782 b43_phy_mask(dev, B43_PHY_HT_BANDCTL, ~B43_PHY_HT_BANDCTL_5GHZ);
783
784 b43_phy_ht_bphy_reset(dev, true);
785
786 /* Switch to 5 GHz */
787 b43_phy_set(dev, B43_PHY_HT_BANDCTL, B43_PHY_HT_BANDCTL_5GHZ);
788 } else {
789 /* Switch to 2 GHz */
790 b43_phy_mask(dev, B43_PHY_HT_BANDCTL, ~B43_PHY_HT_BANDCTL_5GHZ);
791
792 b43_phy_ht_bphy_reset(dev, false);
793 }
794
795 b43_phy_write(dev, B43_PHY_HT_BW1, e->bw1);
796 b43_phy_write(dev, B43_PHY_HT_BW2, e->bw2);
797 b43_phy_write(dev, B43_PHY_HT_BW3, e->bw3);
798 b43_phy_write(dev, B43_PHY_HT_BW4, e->bw4);
799 b43_phy_write(dev, B43_PHY_HT_BW5, e->bw5);
800 b43_phy_write(dev, B43_PHY_HT_BW6, e->bw6);
801
802 if (new_channel->hw_value == 14) {
803 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_OFDM_EN, 0);
804 b43_phy_set(dev, B43_PHY_HT_TEST, 0x0800);
805 } else {
806 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_OFDM_EN,
807 B43_PHY_HT_CLASS_CTL_OFDM_EN);
808 if (new_channel->band == NL80211_BAND_2GHZ)
809 b43_phy_mask(dev, B43_PHY_HT_TEST, ~0x840);
810 }
811
812 if (1) /* TODO: On N it's for early devices only, what about HT? */
813 b43_phy_ht_tx_power_fix(dev);
814
815 b43_phy_ht_spur_avoid(dev, new_channel);
816
817 b43_phy_write(dev, 0x017e, 0x3830);
818}
819
820static int b43_phy_ht_set_channel(struct b43_wldev *dev,
821 struct ieee80211_channel *channel,
822 enum nl80211_channel_type channel_type)
823{
824 struct b43_phy *phy = &dev->phy;
825
826 const struct b43_phy_ht_channeltab_e_radio2059 *chent_r2059 = NULL;
827
828 if (phy->radio_ver == 0x2059) {
829 chent_r2059 = b43_phy_ht_get_channeltab_e_r2059(dev,
830 channel->center_freq);
831 if (!chent_r2059)
832 return -ESRCH;
833 } else {
834 return -ESRCH;
835 }
836
837 /* TODO: In case of N-PHY some bandwidth switching goes here */
838
839 if (phy->radio_ver == 0x2059) {
840 b43_radio_2059_channel_setup(dev, chent_r2059);
841 b43_phy_ht_channel_setup(dev, &(chent_r2059->phy_regs),
842 channel);
843 } else {
844 return -ESRCH;
845 }
846
847 return 0;
848}
849
850/**************************************************
851 * Basic PHY ops.
852 **************************************************/
853
854static int b43_phy_ht_op_allocate(struct b43_wldev *dev)
855{
856 struct b43_phy_ht *phy_ht;
857
858 phy_ht = kzalloc(sizeof(*phy_ht), GFP_KERNEL);
859 if (!phy_ht)
860 return -ENOMEM;
861 dev->phy.ht = phy_ht;
862
863 return 0;
864}
865
866static void b43_phy_ht_op_prepare_structs(struct b43_wldev *dev)
867{
868 struct b43_phy *phy = &dev->phy;
869 struct b43_phy_ht *phy_ht = phy->ht;
870 int i;
871
872 memset(phy_ht, 0, sizeof(*phy_ht));
873
874 phy_ht->tx_pwr_ctl = true;
875 for (i = 0; i < 3; i++)
876 phy_ht->tx_pwr_idx[i] = B43_PHY_HT_TXPCTL_CMD_C1_INIT + 1;
877
878 for (i = 0; i < 3; i++)
879 phy_ht->bb_mult_save[i] = -1;
880}
881
882static int b43_phy_ht_op_init(struct b43_wldev *dev)
883{
884 struct b43_phy_ht *phy_ht = dev->phy.ht;
885 u16 tmp;
886 u16 clip_state[3];
887 bool saved_tx_pwr_ctl;
888
889 if (dev->dev->bus_type != B43_BUS_BCMA) {
890 b43err(dev->wl, "HT-PHY is supported only on BCMA bus!\n");
891 return -EOPNOTSUPP;
892 }
893
894 b43_phy_ht_tables_init(dev);
895
896 b43_phy_mask(dev, 0x0be, ~0x2);
897 b43_phy_set(dev, 0x23f, 0x7ff);
898 b43_phy_set(dev, 0x240, 0x7ff);
899 b43_phy_set(dev, 0x241, 0x7ff);
900
901 b43_phy_ht_zero_extg(dev);
902
903 b43_phy_mask(dev, B43_PHY_EXTG(0), ~0x3);
904
905 b43_phy_write(dev, B43_PHY_HT_AFE_C1_OVER, 0);
906 b43_phy_write(dev, B43_PHY_HT_AFE_C2_OVER, 0);
907 b43_phy_write(dev, B43_PHY_HT_AFE_C3_OVER, 0);
908
909 b43_phy_write(dev, B43_PHY_EXTG(0x103), 0x20);
910 b43_phy_write(dev, B43_PHY_EXTG(0x101), 0x20);
911 b43_phy_write(dev, 0x20d, 0xb8);
912 b43_phy_write(dev, B43_PHY_EXTG(0x14f), 0xc8);
913 b43_phy_write(dev, 0x70, 0x50);
914 b43_phy_write(dev, 0x1ff, 0x30);
915
916 if (0) /* TODO: condition */
917 ; /* TODO: PHY op on reg 0x217 */
918
919 if (b43_current_band(dev->wl) == NL80211_BAND_5GHZ)
920 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_CCK_EN, 0);
921 else
922 b43_phy_ht_classifier(dev, B43_PHY_HT_CLASS_CTL_CCK_EN,
923 B43_PHY_HT_CLASS_CTL_CCK_EN);
924
925 b43_phy_set(dev, 0xb1, 0x91);
926 b43_phy_write(dev, 0x32f, 0x0003);
927 b43_phy_write(dev, 0x077, 0x0010);
928 b43_phy_write(dev, 0x0b4, 0x0258);
929 b43_phy_mask(dev, 0x17e, ~0x4000);
930
931 b43_phy_write(dev, 0x0b9, 0x0072);
932
933 b43_httab_write_few(dev, B43_HTTAB16(7, 0x14e), 2, 0x010f, 0x010f);
934 b43_httab_write_few(dev, B43_HTTAB16(7, 0x15e), 2, 0x010f, 0x010f);
935 b43_httab_write_few(dev, B43_HTTAB16(7, 0x16e), 2, 0x010f, 0x010f);
936
937 b43_phy_ht_afe_unk1(dev);
938
939 b43_httab_write_few(dev, B43_HTTAB16(7, 0x130), 9, 0x777, 0x111, 0x111,
940 0x777, 0x111, 0x111, 0x777, 0x111, 0x111);
941
942 b43_httab_write(dev, B43_HTTAB16(7, 0x120), 0x0777);
943 b43_httab_write(dev, B43_HTTAB16(7, 0x124), 0x0777);
944
945 b43_httab_write(dev, B43_HTTAB16(8, 0x00), 0x02);
946 b43_httab_write(dev, B43_HTTAB16(8, 0x10), 0x02);
947 b43_httab_write(dev, B43_HTTAB16(8, 0x20), 0x02);
948
949 b43_httab_write_few(dev, B43_HTTAB16(8, 0x08), 4,
950 0x8e, 0x96, 0x96, 0x96);
951 b43_httab_write_few(dev, B43_HTTAB16(8, 0x18), 4,
952 0x8f, 0x9f, 0x9f, 0x9f);
953 b43_httab_write_few(dev, B43_HTTAB16(8, 0x28), 4,
954 0x8f, 0x9f, 0x9f, 0x9f);
955
956 b43_httab_write_few(dev, B43_HTTAB16(8, 0x0c), 4, 0x2, 0x2, 0x2, 0x2);
957 b43_httab_write_few(dev, B43_HTTAB16(8, 0x1c), 4, 0x2, 0x2, 0x2, 0x2);
958 b43_httab_write_few(dev, B43_HTTAB16(8, 0x2c), 4, 0x2, 0x2, 0x2, 0x2);
959
960 b43_phy_maskset(dev, 0x0280, 0xff00, 0x3e);
961 b43_phy_maskset(dev, 0x0283, 0xff00, 0x3e);
962 b43_phy_maskset(dev, B43_PHY_OFDM(0x0141), 0xff00, 0x46);
963 b43_phy_maskset(dev, 0x0283, 0xff00, 0x40);
964
965 b43_httab_write_few(dev, B43_HTTAB16(00, 0x8), 4,
966 0x09, 0x0e, 0x13, 0x18);
967 b43_httab_write_few(dev, B43_HTTAB16(01, 0x8), 4,
968 0x09, 0x0e, 0x13, 0x18);
969 /* TODO: Did wl mean 2 instead of 40? */
970 b43_httab_write_few(dev, B43_HTTAB16(40, 0x8), 4,
971 0x09, 0x0e, 0x13, 0x18);
972
973 b43_phy_maskset(dev, B43_PHY_OFDM(0x24), 0x3f, 0xd);
974 b43_phy_maskset(dev, B43_PHY_OFDM(0x64), 0x3f, 0xd);
975 b43_phy_maskset(dev, B43_PHY_OFDM(0xa4), 0x3f, 0xd);
976
977 b43_phy_set(dev, B43_PHY_EXTG(0x060), 0x1);
978 b43_phy_set(dev, B43_PHY_EXTG(0x064), 0x1);
979 b43_phy_set(dev, B43_PHY_EXTG(0x080), 0x1);
980 b43_phy_set(dev, B43_PHY_EXTG(0x084), 0x1);
981
982 /* Copy some tables entries */
983 tmp = b43_httab_read(dev, B43_HTTAB16(7, 0x144));
984 b43_httab_write(dev, B43_HTTAB16(7, 0x14a), tmp);
985 tmp = b43_httab_read(dev, B43_HTTAB16(7, 0x154));
986 b43_httab_write(dev, B43_HTTAB16(7, 0x15a), tmp);
987 tmp = b43_httab_read(dev, B43_HTTAB16(7, 0x164));
988 b43_httab_write(dev, B43_HTTAB16(7, 0x16a), tmp);
989
990 /* Reset CCA */
991 b43_phy_force_clock(dev, true);
992 tmp = b43_phy_read(dev, B43_PHY_HT_BBCFG);
993 b43_phy_write(dev, B43_PHY_HT_BBCFG, tmp | B43_PHY_HT_BBCFG_RSTCCA);
994 b43_phy_write(dev, B43_PHY_HT_BBCFG, tmp & ~B43_PHY_HT_BBCFG_RSTCCA);
995 b43_phy_force_clock(dev, false);
996
997 b43_mac_phy_clock_set(dev, true);
998
999 b43_phy_ht_pa_override(dev, false);
1000 b43_phy_ht_force_rf_sequence(dev, B43_PHY_HT_RF_SEQ_TRIG_RX2TX);
1001 b43_phy_ht_force_rf_sequence(dev, B43_PHY_HT_RF_SEQ_TRIG_RST2RX);
1002 b43_phy_ht_pa_override(dev, true);
1003
1004 /* TODO: Should we restore it? Or store it in global PHY info? */
1005 b43_phy_ht_classifier(dev, 0, 0);
1006 b43_phy_ht_read_clip_detection(dev, clip_state);
1007
1008 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)
1009 b43_phy_ht_bphy_init(dev);
1010
1011 b43_httab_write_bulk(dev, B43_HTTAB32(0x1a, 0xc0),
1012 B43_HTTAB_1A_C0_LATE_SIZE, b43_httab_0x1a_0xc0_late);
1013
1014 saved_tx_pwr_ctl = phy_ht->tx_pwr_ctl;
1015 b43_phy_ht_tx_power_fix(dev);
1016 b43_phy_ht_tx_power_ctl(dev, false);
1017 b43_phy_ht_tx_power_ctl_idle_tssi(dev);
1018 b43_phy_ht_tx_power_ctl_setup(dev);
1019 b43_phy_ht_tssi_setup(dev);
1020 b43_phy_ht_tx_power_ctl(dev, saved_tx_pwr_ctl);
1021
1022 return 0;
1023}
1024
1025static void b43_phy_ht_op_free(struct b43_wldev *dev)
1026{
1027 struct b43_phy *phy = &dev->phy;
1028 struct b43_phy_ht *phy_ht = phy->ht;
1029
1030 kfree(phy_ht);
1031 phy->ht = NULL;
1032}
1033
1034/* http://bcm-v4.sipsolutions.net/802.11/Radio/Switch%20Radio */
1035static void b43_phy_ht_op_software_rfkill(struct b43_wldev *dev,
1036 bool blocked)
1037{
1038 if (b43_read32(dev, B43_MMIO_MACCTL) & B43_MACCTL_ENABLED)
1039 b43err(dev->wl, "MAC not suspended\n");
1040
1041 if (blocked) {
1042 b43_phy_mask(dev, B43_PHY_HT_RF_CTL_CMD,
1043 ~B43_PHY_HT_RF_CTL_CMD_CHIP0_PU);
1044 } else {
1045 if (dev->phy.radio_ver == 0x2059)
1046 b43_radio_2059_init(dev);
1047 else
1048 B43_WARN_ON(1);
1049
1050 b43_switch_channel(dev, dev->phy.channel);
1051 }
1052}
1053
1054static void b43_phy_ht_op_switch_analog(struct b43_wldev *dev, bool on)
1055{
1056 if (on) {
1057 b43_phy_write(dev, B43_PHY_HT_AFE_C1, 0x00cd);
1058 b43_phy_write(dev, B43_PHY_HT_AFE_C1_OVER, 0x0000);
1059 b43_phy_write(dev, B43_PHY_HT_AFE_C2, 0x00cd);
1060 b43_phy_write(dev, B43_PHY_HT_AFE_C2_OVER, 0x0000);
1061 b43_phy_write(dev, B43_PHY_HT_AFE_C3, 0x00cd);
1062 b43_phy_write(dev, B43_PHY_HT_AFE_C3_OVER, 0x0000);
1063 } else {
1064 b43_phy_write(dev, B43_PHY_HT_AFE_C1_OVER, 0x07ff);
1065 b43_phy_write(dev, B43_PHY_HT_AFE_C1, 0x00fd);
1066 b43_phy_write(dev, B43_PHY_HT_AFE_C2_OVER, 0x07ff);
1067 b43_phy_write(dev, B43_PHY_HT_AFE_C2, 0x00fd);
1068 b43_phy_write(dev, B43_PHY_HT_AFE_C3_OVER, 0x07ff);
1069 b43_phy_write(dev, B43_PHY_HT_AFE_C3, 0x00fd);
1070 }
1071}
1072
1073static int b43_phy_ht_op_switch_channel(struct b43_wldev *dev,
1074 unsigned int new_channel)
1075{
1076 struct ieee80211_channel *channel = dev->wl->hw->conf.chandef.chan;
1077 enum nl80211_channel_type channel_type =
1078 cfg80211_get_chandef_type(&dev->wl->hw->conf.chandef);
1079
1080 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {
1081 if ((new_channel < 1) || (new_channel > 14))
1082 return -EINVAL;
1083 } else {
1084 return -EINVAL;
1085 }
1086
1087 return b43_phy_ht_set_channel(dev, channel, channel_type);
1088}
1089
1090static unsigned int b43_phy_ht_op_get_default_chan(struct b43_wldev *dev)
1091{
1092 if (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)
1093 return 11;
1094 return 36;
1095}
1096
1097/**************************************************
1098 * R/W ops.
1099 **************************************************/
1100
1101static void b43_phy_ht_op_maskset(struct b43_wldev *dev, u16 reg, u16 mask,
1102 u16 set)
1103{
1104 b43_write16f(dev, B43_MMIO_PHY_CONTROL, reg);
1105 b43_write16(dev, B43_MMIO_PHY_DATA,
1106 (b43_read16(dev, B43_MMIO_PHY_DATA) & mask) | set);
1107}
1108
1109static u16 b43_phy_ht_op_radio_read(struct b43_wldev *dev, u16 reg)
1110{
1111 /* HT-PHY needs 0x200 for read access */
1112 reg |= 0x200;
1113
1114 b43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);
1115 return b43_read16(dev, B43_MMIO_RADIO24_DATA);
1116}
1117
1118static void b43_phy_ht_op_radio_write(struct b43_wldev *dev, u16 reg,
1119 u16 value)
1120{
1121 b43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);
1122 b43_write16(dev, B43_MMIO_RADIO24_DATA, value);
1123}
1124
1125static enum b43_txpwr_result
1126b43_phy_ht_op_recalc_txpower(struct b43_wldev *dev, bool ignore_tssi)
1127{
1128 return B43_TXPWR_RES_DONE;
1129}
1130
1131static void b43_phy_ht_op_adjust_txpower(struct b43_wldev *dev)
1132{
1133}
1134
1135/**************************************************
1136 * PHY ops struct.
1137 **************************************************/
1138
1139const struct b43_phy_operations b43_phyops_ht = {
1140 .allocate = b43_phy_ht_op_allocate,
1141 .free = b43_phy_ht_op_free,
1142 .prepare_structs = b43_phy_ht_op_prepare_structs,
1143 .init = b43_phy_ht_op_init,
1144 .phy_maskset = b43_phy_ht_op_maskset,
1145 .radio_read = b43_phy_ht_op_radio_read,
1146 .radio_write = b43_phy_ht_op_radio_write,
1147 .software_rfkill = b43_phy_ht_op_software_rfkill,
1148 .switch_analog = b43_phy_ht_op_switch_analog,
1149 .switch_channel = b43_phy_ht_op_switch_channel,
1150 .get_default_chan = b43_phy_ht_op_get_default_chan,
1151 .recalc_txpower = b43_phy_ht_op_recalc_txpower,
1152 .adjust_txpower = b43_phy_ht_op_adjust_txpower,
1153};