Loading...
Note: File does not exist in v6.8.
1/*
2 * M66592 UDC (USB gadget)
3 *
4 * Copyright (C) 2006-2007 Renesas Solutions Corp.
5 *
6 * Author : Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; version 2 of the License.
11 */
12
13#ifndef __M66592_UDC_H__
14#define __M66592_UDC_H__
15
16#ifdef CONFIG_HAVE_CLK
17#include <linux/clk.h>
18#endif
19
20#include <linux/usb/m66592.h>
21
22#define M66592_SYSCFG 0x00
23#define M66592_XTAL 0xC000 /* b15-14: Crystal selection */
24#define M66592_XTAL48 0x8000 /* 48MHz */
25#define M66592_XTAL24 0x4000 /* 24MHz */
26#define M66592_XTAL12 0x0000 /* 12MHz */
27#define M66592_XCKE 0x2000 /* b13: External clock enable */
28#define M66592_RCKE 0x1000 /* b12: Register clock enable */
29#define M66592_PLLC 0x0800 /* b11: PLL control */
30#define M66592_SCKE 0x0400 /* b10: USB clock enable */
31#define M66592_ATCKM 0x0100 /* b8: Automatic clock supply */
32#define M66592_HSE 0x0080 /* b7: Hi-speed enable */
33#define M66592_DCFM 0x0040 /* b6: Controller function select */
34#define M66592_DMRPD 0x0020 /* b5: D- pull down control */
35#define M66592_DPRPU 0x0010 /* b4: D+ pull up control */
36#define M66592_FSRPC 0x0004 /* b2: Full-speed receiver enable */
37#define M66592_PCUT 0x0002 /* b1: Low power sleep enable */
38#define M66592_USBE 0x0001 /* b0: USB module operation enable */
39
40#define M66592_SYSSTS 0x02
41#define M66592_LNST 0x0003 /* b1-0: D+, D- line status */
42#define M66592_SE1 0x0003 /* SE1 */
43#define M66592_KSTS 0x0002 /* K State */
44#define M66592_JSTS 0x0001 /* J State */
45#define M66592_SE0 0x0000 /* SE0 */
46
47#define M66592_DVSTCTR 0x04
48#define M66592_WKUP 0x0100 /* b8: Remote wakeup */
49#define M66592_RWUPE 0x0080 /* b7: Remote wakeup sense */
50#define M66592_USBRST 0x0040 /* b6: USB reset enable */
51#define M66592_RESUME 0x0020 /* b5: Resume enable */
52#define M66592_UACT 0x0010 /* b4: USB bus enable */
53#define M66592_RHST 0x0003 /* b1-0: Reset handshake status */
54#define M66592_HSMODE 0x0003 /* Hi-Speed mode */
55#define M66592_FSMODE 0x0002 /* Full-Speed mode */
56#define M66592_HSPROC 0x0001 /* HS handshake is processing */
57
58#define M66592_TESTMODE 0x06
59#define M66592_UTST 0x000F /* b4-0: Test select */
60#define M66592_H_TST_PACKET 0x000C /* HOST TEST Packet */
61#define M66592_H_TST_SE0_NAK 0x000B /* HOST TEST SE0 NAK */
62#define M66592_H_TST_K 0x000A /* HOST TEST K */
63#define M66592_H_TST_J 0x0009 /* HOST TEST J */
64#define M66592_H_TST_NORMAL 0x0000 /* HOST Normal Mode */
65#define M66592_P_TST_PACKET 0x0004 /* PERI TEST Packet */
66#define M66592_P_TST_SE0_NAK 0x0003 /* PERI TEST SE0 NAK */
67#define M66592_P_TST_K 0x0002 /* PERI TEST K */
68#define M66592_P_TST_J 0x0001 /* PERI TEST J */
69#define M66592_P_TST_NORMAL 0x0000 /* PERI Normal Mode */
70
71/* built-in registers */
72#define M66592_CFBCFG 0x0A
73#define M66592_D0FBCFG 0x0C
74#define M66592_LITTLE 0x0100 /* b8: Little endian mode */
75/* external chip case */
76#define M66592_PINCFG 0x0A
77#define M66592_LDRV 0x8000 /* b15: Drive Current Adjust */
78#define M66592_BIGEND 0x0100 /* b8: Big endian mode */
79
80#define M66592_DMA0CFG 0x0C
81#define M66592_DMA1CFG 0x0E
82#define M66592_DREQA 0x4000 /* b14: Dreq active select */
83#define M66592_BURST 0x2000 /* b13: Burst mode */
84#define M66592_DACKA 0x0400 /* b10: Dack active select */
85#define M66592_DFORM 0x0380 /* b9-7: DMA mode select */
86#define M66592_CPU_ADR_RD_WR 0x0000 /* Address + RD/WR mode (CPU bus) */
87#define M66592_CPU_DACK_RD_WR 0x0100 /* DACK + RD/WR mode (CPU bus) */
88#define M66592_CPU_DACK_ONLY 0x0180 /* DACK only mode (CPU bus) */
89#define M66592_SPLIT_DACK_ONLY 0x0200 /* DACK only mode (SPLIT bus) */
90#define M66592_SPLIT_DACK_DSTB 0x0300 /* DACK + DSTB0 mode (SPLIT bus) */
91#define M66592_DENDA 0x0040 /* b6: Dend active select */
92#define M66592_PKTM 0x0020 /* b5: Packet mode */
93#define M66592_DENDE 0x0010 /* b4: Dend enable */
94#define M66592_OBUS 0x0004 /* b2: OUTbus mode */
95
96/* common case */
97#define M66592_CFIFO 0x10
98#define M66592_D0FIFO 0x14
99#define M66592_D1FIFO 0x18
100
101#define M66592_CFIFOSEL 0x1E
102#define M66592_D0FIFOSEL 0x24
103#define M66592_D1FIFOSEL 0x2A
104#define M66592_RCNT 0x8000 /* b15: Read count mode */
105#define M66592_REW 0x4000 /* b14: Buffer rewind */
106#define M66592_DCLRM 0x2000 /* b13: DMA buffer clear mode */
107#define M66592_DREQE 0x1000 /* b12: DREQ output enable */
108#define M66592_MBW_8 0x0000 /* 8bit */
109#define M66592_MBW_16 0x0400 /* 16bit */
110#define M66592_MBW_32 0x0800 /* 32bit */
111#define M66592_TRENB 0x0200 /* b9: Transaction counter enable */
112#define M66592_TRCLR 0x0100 /* b8: Transaction counter clear */
113#define M66592_DEZPM 0x0080 /* b7: Zero-length packet mode */
114#define M66592_ISEL 0x0020 /* b5: DCP FIFO port direction select */
115#define M66592_CURPIPE 0x0007 /* b2-0: PIPE select */
116
117#define M66592_CFIFOCTR 0x20
118#define M66592_D0FIFOCTR 0x26
119#define M66592_D1FIFOCTR 0x2c
120#define M66592_BVAL 0x8000 /* b15: Buffer valid flag */
121#define M66592_BCLR 0x4000 /* b14: Buffer clear */
122#define M66592_FRDY 0x2000 /* b13: FIFO ready */
123#define M66592_DTLN 0x0FFF /* b11-0: FIFO received data length */
124
125#define M66592_CFIFOSIE 0x22
126#define M66592_TGL 0x8000 /* b15: Buffer toggle */
127#define M66592_SCLR 0x4000 /* b14: Buffer clear */
128#define M66592_SBUSY 0x2000 /* b13: SIE_FIFO busy */
129
130#define M66592_D0FIFOTRN 0x28
131#define M66592_D1FIFOTRN 0x2E
132#define M66592_TRNCNT 0xFFFF /* b15-0: Transaction counter */
133
134#define M66592_INTENB0 0x30
135#define M66592_VBSE 0x8000 /* b15: VBUS interrupt */
136#define M66592_RSME 0x4000 /* b14: Resume interrupt */
137#define M66592_SOFE 0x2000 /* b13: Frame update interrupt */
138#define M66592_DVSE 0x1000 /* b12: Device state transition interrupt */
139#define M66592_CTRE 0x0800 /* b11: Control transfer stage transition irq */
140#define M66592_BEMPE 0x0400 /* b10: Buffer empty interrupt */
141#define M66592_NRDYE 0x0200 /* b9: Buffer not ready interrupt */
142#define M66592_BRDYE 0x0100 /* b8: Buffer ready interrupt */
143#define M66592_URST 0x0080 /* b7: USB reset detected interrupt */
144#define M66592_SADR 0x0040 /* b6: Set address executed interrupt */
145#define M66592_SCFG 0x0020 /* b5: Set configuration executed interrupt */
146#define M66592_SUSP 0x0010 /* b4: Suspend detected interrupt */
147#define M66592_WDST 0x0008 /* b3: Control write data stage completed irq */
148#define M66592_RDST 0x0004 /* b2: Control read data stage completed irq */
149#define M66592_CMPL 0x0002 /* b1: Control transfer complete interrupt */
150#define M66592_SERR 0x0001 /* b0: Sequence error interrupt */
151
152#define M66592_INTENB1 0x32
153#define M66592_BCHGE 0x4000 /* b14: USB us chenge interrupt */
154#define M66592_DTCHE 0x1000 /* b12: Detach sense interrupt */
155#define M66592_SIGNE 0x0020 /* b5: SETUP IGNORE interrupt */
156#define M66592_SACKE 0x0010 /* b4: SETUP ACK interrupt */
157#define M66592_BRDYM 0x0004 /* b2: BRDY clear timing */
158#define M66592_INTL 0x0002 /* b1: Interrupt sense select */
159#define M66592_PCSE 0x0001 /* b0: PCUT enable by CS assert */
160
161#define M66592_BRDYENB 0x36
162#define M66592_BRDYSTS 0x46
163#define M66592_BRDY7 0x0080 /* b7: PIPE7 */
164#define M66592_BRDY6 0x0040 /* b6: PIPE6 */
165#define M66592_BRDY5 0x0020 /* b5: PIPE5 */
166#define M66592_BRDY4 0x0010 /* b4: PIPE4 */
167#define M66592_BRDY3 0x0008 /* b3: PIPE3 */
168#define M66592_BRDY2 0x0004 /* b2: PIPE2 */
169#define M66592_BRDY1 0x0002 /* b1: PIPE1 */
170#define M66592_BRDY0 0x0001 /* b1: PIPE0 */
171
172#define M66592_NRDYENB 0x38
173#define M66592_NRDYSTS 0x48
174#define M66592_NRDY7 0x0080 /* b7: PIPE7 */
175#define M66592_NRDY6 0x0040 /* b6: PIPE6 */
176#define M66592_NRDY5 0x0020 /* b5: PIPE5 */
177#define M66592_NRDY4 0x0010 /* b4: PIPE4 */
178#define M66592_NRDY3 0x0008 /* b3: PIPE3 */
179#define M66592_NRDY2 0x0004 /* b2: PIPE2 */
180#define M66592_NRDY1 0x0002 /* b1: PIPE1 */
181#define M66592_NRDY0 0x0001 /* b1: PIPE0 */
182
183#define M66592_BEMPENB 0x3A
184#define M66592_BEMPSTS 0x4A
185#define M66592_BEMP7 0x0080 /* b7: PIPE7 */
186#define M66592_BEMP6 0x0040 /* b6: PIPE6 */
187#define M66592_BEMP5 0x0020 /* b5: PIPE5 */
188#define M66592_BEMP4 0x0010 /* b4: PIPE4 */
189#define M66592_BEMP3 0x0008 /* b3: PIPE3 */
190#define M66592_BEMP2 0x0004 /* b2: PIPE2 */
191#define M66592_BEMP1 0x0002 /* b1: PIPE1 */
192#define M66592_BEMP0 0x0001 /* b0: PIPE0 */
193
194#define M66592_SOFCFG 0x3C
195#define M66592_SOFM 0x000C /* b3-2: SOF palse mode */
196#define M66592_SOF_125US 0x0008 /* SOF OUT 125us uFrame Signal */
197#define M66592_SOF_1MS 0x0004 /* SOF OUT 1ms Frame Signal */
198#define M66592_SOF_DISABLE 0x0000 /* SOF OUT Disable */
199
200#define M66592_INTSTS0 0x40
201#define M66592_VBINT 0x8000 /* b15: VBUS interrupt */
202#define M66592_RESM 0x4000 /* b14: Resume interrupt */
203#define M66592_SOFR 0x2000 /* b13: SOF frame update interrupt */
204#define M66592_DVST 0x1000 /* b12: Device state transition */
205#define M66592_CTRT 0x0800 /* b11: Control stage transition */
206#define M66592_BEMP 0x0400 /* b10: Buffer empty interrupt */
207#define M66592_NRDY 0x0200 /* b9: Buffer not ready interrupt */
208#define M66592_BRDY 0x0100 /* b8: Buffer ready interrupt */
209#define M66592_VBSTS 0x0080 /* b7: VBUS input port */
210#define M66592_DVSQ 0x0070 /* b6-4: Device state */
211#define M66592_DS_SPD_CNFG 0x0070 /* Suspend Configured */
212#define M66592_DS_SPD_ADDR 0x0060 /* Suspend Address */
213#define M66592_DS_SPD_DFLT 0x0050 /* Suspend Default */
214#define M66592_DS_SPD_POWR 0x0040 /* Suspend Powered */
215#define M66592_DS_SUSP 0x0040 /* Suspend */
216#define M66592_DS_CNFG 0x0030 /* Configured */
217#define M66592_DS_ADDS 0x0020 /* Address */
218#define M66592_DS_DFLT 0x0010 /* Default */
219#define M66592_DS_POWR 0x0000 /* Powered */
220#define M66592_DVSQS 0x0030 /* b5-4: Device state */
221#define M66592_VALID 0x0008 /* b3: Setup packet detected flag */
222#define M66592_CTSQ 0x0007 /* b2-0: Control transfer stage */
223#define M66592_CS_SQER 0x0006 /* Sequence error */
224#define M66592_CS_WRND 0x0005 /* Control write nodata status */
225#define M66592_CS_WRSS 0x0004 /* Control write status stage */
226#define M66592_CS_WRDS 0x0003 /* Control write data stage */
227#define M66592_CS_RDSS 0x0002 /* Control read status stage */
228#define M66592_CS_RDDS 0x0001 /* Control read data stage */
229#define M66592_CS_IDST 0x0000 /* Idle or setup stage */
230
231#define M66592_INTSTS1 0x42
232#define M66592_BCHG 0x4000 /* b14: USB bus chenge interrupt */
233#define M66592_DTCH 0x1000 /* b12: Detach sense interrupt */
234#define M66592_SIGN 0x0020 /* b5: SETUP IGNORE interrupt */
235#define M66592_SACK 0x0010 /* b4: SETUP ACK interrupt */
236
237#define M66592_FRMNUM 0x4C
238#define M66592_OVRN 0x8000 /* b15: Overrun error */
239#define M66592_CRCE 0x4000 /* b14: Received data error */
240#define M66592_SOFRM 0x0800 /* b11: SOF output mode */
241#define M66592_FRNM 0x07FF /* b10-0: Frame number */
242
243#define M66592_UFRMNUM 0x4E
244#define M66592_UFRNM 0x0007 /* b2-0: Micro frame number */
245
246#define M66592_RECOVER 0x50
247#define M66592_STSRECOV 0x0700 /* Status recovery */
248#define M66592_STSR_HI 0x0400 /* FULL(0) or HI(1) Speed */
249#define M66592_STSR_DEFAULT 0x0100 /* Default state */
250#define M66592_STSR_ADDRESS 0x0200 /* Address state */
251#define M66592_STSR_CONFIG 0x0300 /* Configured state */
252#define M66592_USBADDR 0x007F /* b6-0: USB address */
253
254#define M66592_USBREQ 0x54
255#define M66592_bRequest 0xFF00 /* b15-8: bRequest */
256#define M66592_GET_STATUS 0x0000
257#define M66592_CLEAR_FEATURE 0x0100
258#define M66592_ReqRESERVED 0x0200
259#define M66592_SET_FEATURE 0x0300
260#define M66592_ReqRESERVED1 0x0400
261#define M66592_SET_ADDRESS 0x0500
262#define M66592_GET_DESCRIPTOR 0x0600
263#define M66592_SET_DESCRIPTOR 0x0700
264#define M66592_GET_CONFIGURATION 0x0800
265#define M66592_SET_CONFIGURATION 0x0900
266#define M66592_GET_INTERFACE 0x0A00
267#define M66592_SET_INTERFACE 0x0B00
268#define M66592_SYNCH_FRAME 0x0C00
269#define M66592_bmRequestType 0x00FF /* b7-0: bmRequestType */
270#define M66592_bmRequestTypeDir 0x0080 /* b7 : Data direction */
271#define M66592_HOST_TO_DEVICE 0x0000
272#define M66592_DEVICE_TO_HOST 0x0080
273#define M66592_bmRequestTypeType 0x0060 /* b6-5: Type */
274#define M66592_STANDARD 0x0000
275#define M66592_CLASS 0x0020
276#define M66592_VENDOR 0x0040
277#define M66592_bmRequestTypeRecip 0x001F /* b4-0: Recipient */
278#define M66592_DEVICE 0x0000
279#define M66592_INTERFACE 0x0001
280#define M66592_ENDPOINT 0x0002
281
282#define M66592_USBVAL 0x56
283#define M66592_wValue 0xFFFF /* b15-0: wValue */
284/* Standard Feature Selector */
285#define M66592_ENDPOINT_HALT 0x0000
286#define M66592_DEVICE_REMOTE_WAKEUP 0x0001
287#define M66592_TEST_MODE 0x0002
288/* Descriptor Types */
289#define M66592_DT_TYPE 0xFF00
290#define M66592_GET_DT_TYPE(v) (((v) & DT_TYPE) >> 8)
291#define M66592_DT_DEVICE 0x01
292#define M66592_DT_CONFIGURATION 0x02
293#define M66592_DT_STRING 0x03
294#define M66592_DT_INTERFACE 0x04
295#define M66592_DT_ENDPOINT 0x05
296#define M66592_DT_DEVICE_QUALIFIER 0x06
297#define M66592_DT_OTHER_SPEED_CONFIGURATION 0x07
298#define M66592_DT_INTERFACE_POWER 0x08
299#define M66592_DT_INDEX 0x00FF
300#define M66592_CONF_NUM 0x00FF
301#define M66592_ALT_SET 0x00FF
302
303#define M66592_USBINDEX 0x58
304#define M66592_wIndex 0xFFFF /* b15-0: wIndex */
305#define M66592_TEST_SELECT 0xFF00 /* b15-b8: Test Mode */
306#define M66592_TEST_J 0x0100 /* Test_J */
307#define M66592_TEST_K 0x0200 /* Test_K */
308#define M66592_TEST_SE0_NAK 0x0300 /* Test_SE0_NAK */
309#define M66592_TEST_PACKET 0x0400 /* Test_Packet */
310#define M66592_TEST_FORCE_ENABLE 0x0500 /* Test_Force_Enable */
311#define M66592_TEST_STSelectors 0x0600 /* Standard test selectors */
312#define M66592_TEST_Reserved 0x4000 /* Reserved */
313#define M66592_TEST_VSTModes 0xC000 /* Vendor-specific tests */
314#define M66592_EP_DIR 0x0080 /* b7: Endpoint Direction */
315#define M66592_EP_DIR_IN 0x0080
316#define M66592_EP_DIR_OUT 0x0000
317
318#define M66592_USBLENG 0x5A
319#define M66592_wLength 0xFFFF /* b15-0: wLength */
320
321#define M66592_DCPCFG 0x5C
322#define M66592_CNTMD 0x0100 /* b8: Continuous transfer mode */
323#define M66592_DIR 0x0010 /* b4: Control transfer DIR select */
324
325#define M66592_DCPMAXP 0x5E
326#define M66592_DEVSEL 0xC000 /* b15-14: Device address select */
327#define M66592_DEVICE_0 0x0000 /* Device address 0 */
328#define M66592_DEVICE_1 0x4000 /* Device address 1 */
329#define M66592_DEVICE_2 0x8000 /* Device address 2 */
330#define M66592_DEVICE_3 0xC000 /* Device address 3 */
331#define M66592_MAXP 0x007F /* b6-0: Maxpacket size of ep0 */
332
333#define M66592_DCPCTR 0x60
334#define M66592_BSTS 0x8000 /* b15: Buffer status */
335#define M66592_SUREQ 0x4000 /* b14: Send USB request */
336#define M66592_SQCLR 0x0100 /* b8: Sequence toggle bit clear */
337#define M66592_SQSET 0x0080 /* b7: Sequence toggle bit set */
338#define M66592_SQMON 0x0040 /* b6: Sequence toggle bit monitor */
339#define M66592_CCPL 0x0004 /* b2: control transfer complete */
340#define M66592_PID 0x0003 /* b1-0: Response PID */
341#define M66592_PID_STALL 0x0002 /* STALL */
342#define M66592_PID_BUF 0x0001 /* BUF */
343#define M66592_PID_NAK 0x0000 /* NAK */
344
345#define M66592_PIPESEL 0x64
346#define M66592_PIPENM 0x0007 /* b2-0: Pipe select */
347#define M66592_PIPE0 0x0000 /* PIPE 0 */
348#define M66592_PIPE1 0x0001 /* PIPE 1 */
349#define M66592_PIPE2 0x0002 /* PIPE 2 */
350#define M66592_PIPE3 0x0003 /* PIPE 3 */
351#define M66592_PIPE4 0x0004 /* PIPE 4 */
352#define M66592_PIPE5 0x0005 /* PIPE 5 */
353#define M66592_PIPE6 0x0006 /* PIPE 6 */
354#define M66592_PIPE7 0x0007 /* PIPE 7 */
355
356#define M66592_PIPECFG 0x66
357#define M66592_TYP 0xC000 /* b15-14: Transfer type */
358#define M66592_ISO 0xC000 /* Isochronous */
359#define M66592_INT 0x8000 /* Interrupt */
360#define M66592_BULK 0x4000 /* Bulk */
361#define M66592_BFRE 0x0400 /* b10: Buffer ready interrupt mode */
362#define M66592_DBLB 0x0200 /* b9: Double buffer mode select */
363#define M66592_CNTMD 0x0100 /* b8: Continuous transfer mode */
364#define M66592_SHTNAK 0x0080 /* b7: Transfer end NAK */
365#define M66592_DIR 0x0010 /* b4: Transfer direction select */
366#define M66592_DIR_H_OUT 0x0010 /* HOST OUT */
367#define M66592_DIR_P_IN 0x0010 /* PERI IN */
368#define M66592_DIR_H_IN 0x0000 /* HOST IN */
369#define M66592_DIR_P_OUT 0x0000 /* PERI OUT */
370#define M66592_EPNUM 0x000F /* b3-0: Eendpoint number select */
371#define M66592_EP1 0x0001
372#define M66592_EP2 0x0002
373#define M66592_EP3 0x0003
374#define M66592_EP4 0x0004
375#define M66592_EP5 0x0005
376#define M66592_EP6 0x0006
377#define M66592_EP7 0x0007
378#define M66592_EP8 0x0008
379#define M66592_EP9 0x0009
380#define M66592_EP10 0x000A
381#define M66592_EP11 0x000B
382#define M66592_EP12 0x000C
383#define M66592_EP13 0x000D
384#define M66592_EP14 0x000E
385#define M66592_EP15 0x000F
386
387#define M66592_PIPEBUF 0x68
388#define M66592_BUFSIZE 0x7C00 /* b14-10: Pipe buffer size */
389#define M66592_BUF_SIZE(x) ((((x) / 64) - 1) << 10)
390#define M66592_BUFNMB 0x00FF /* b7-0: Pipe buffer number */
391
392#define M66592_PIPEMAXP 0x6A
393#define M66592_MXPS 0x07FF /* b10-0: Maxpacket size */
394
395#define M66592_PIPEPERI 0x6C
396#define M66592_IFIS 0x1000 /* b12: ISO in-buffer flush mode */
397#define M66592_IITV 0x0007 /* b2-0: ISO interval */
398
399#define M66592_PIPE1CTR 0x70
400#define M66592_PIPE2CTR 0x72
401#define M66592_PIPE3CTR 0x74
402#define M66592_PIPE4CTR 0x76
403#define M66592_PIPE5CTR 0x78
404#define M66592_PIPE6CTR 0x7A
405#define M66592_PIPE7CTR 0x7C
406#define M66592_BSTS 0x8000 /* b15: Buffer status */
407#define M66592_INBUFM 0x4000 /* b14: IN buffer monitor (PIPE 1-5) */
408#define M66592_ACLRM 0x0200 /* b9: Out buffer auto clear mode */
409#define M66592_SQCLR 0x0100 /* b8: Sequence toggle bit clear */
410#define M66592_SQSET 0x0080 /* b7: Sequence toggle bit set */
411#define M66592_SQMON 0x0040 /* b6: Sequence toggle bit monitor */
412#define M66592_PID 0x0003 /* b1-0: Response PID */
413
414#define M66592_INVALID_REG 0x7E
415
416
417#define get_pipectr_addr(pipenum) (M66592_PIPE1CTR + (pipenum - 1) * 2)
418
419#define M66592_MAX_SAMPLING 10
420
421#define M66592_MAX_NUM_PIPE 8
422#define M66592_MAX_NUM_BULK 3
423#define M66592_MAX_NUM_ISOC 2
424#define M66592_MAX_NUM_INT 2
425
426#define M66592_BASE_PIPENUM_BULK 3
427#define M66592_BASE_PIPENUM_ISOC 1
428#define M66592_BASE_PIPENUM_INT 6
429
430#define M66592_BASE_BUFNUM 6
431#define M66592_MAX_BUFNUM 0x4F
432
433struct m66592_pipe_info {
434 u16 pipe;
435 u16 epnum;
436 u16 maxpacket;
437 u16 type;
438 u16 interval;
439 u16 dir_in;
440};
441
442struct m66592_request {
443 struct usb_request req;
444 struct list_head queue;
445};
446
447struct m66592_ep {
448 struct usb_ep ep;
449 struct m66592 *m66592;
450
451 struct list_head queue;
452 unsigned busy:1;
453 unsigned internal_ccpl:1; /* use only control */
454
455 /* this member can able to after m66592_enable */
456 unsigned use_dma:1;
457 u16 pipenum;
458 u16 type;
459
460 /* register address */
461 unsigned long fifoaddr;
462 unsigned long fifosel;
463 unsigned long fifoctr;
464 unsigned long fifotrn;
465 unsigned long pipectr;
466};
467
468struct m66592 {
469 spinlock_t lock;
470 void __iomem *reg;
471#ifdef CONFIG_HAVE_CLK
472 struct clk *clk;
473#endif
474 struct m66592_platdata *pdata;
475 unsigned long irq_trigger;
476
477 struct usb_gadget gadget;
478 struct usb_gadget_driver *driver;
479
480 struct m66592_ep ep[M66592_MAX_NUM_PIPE];
481 struct m66592_ep *pipenum2ep[M66592_MAX_NUM_PIPE];
482 struct m66592_ep *epaddr2ep[16];
483
484 struct usb_request *ep0_req; /* for internal request */
485 __le16 ep0_data; /* for internal request */
486 u16 old_vbus;
487
488 struct timer_list timer;
489
490 int scount;
491
492 int old_dvsq;
493
494 /* pipe config */
495 int bulk;
496 int interrupt;
497 int isochronous;
498 int num_dma;
499};
500
501#define gadget_to_m66592(_gadget) container_of(_gadget, struct m66592, gadget)
502#define m66592_to_gadget(m66592) (&m66592->gadget)
503
504#define is_bulk_pipe(pipenum) \
505 ((pipenum >= M66592_BASE_PIPENUM_BULK) && \
506 (pipenum < (M66592_BASE_PIPENUM_BULK + M66592_MAX_NUM_BULK)))
507#define is_interrupt_pipe(pipenum) \
508 ((pipenum >= M66592_BASE_PIPENUM_INT) && \
509 (pipenum < (M66592_BASE_PIPENUM_INT + M66592_MAX_NUM_INT)))
510#define is_isoc_pipe(pipenum) \
511 ((pipenum >= M66592_BASE_PIPENUM_ISOC) && \
512 (pipenum < (M66592_BASE_PIPENUM_ISOC + M66592_MAX_NUM_ISOC)))
513
514#define enable_irq_ready(m66592, pipenum) \
515 enable_pipe_irq(m66592, pipenum, M66592_BRDYENB)
516#define disable_irq_ready(m66592, pipenum) \
517 disable_pipe_irq(m66592, pipenum, M66592_BRDYENB)
518#define enable_irq_empty(m66592, pipenum) \
519 enable_pipe_irq(m66592, pipenum, M66592_BEMPENB)
520#define disable_irq_empty(m66592, pipenum) \
521 disable_pipe_irq(m66592, pipenum, M66592_BEMPENB)
522#define enable_irq_nrdy(m66592, pipenum) \
523 enable_pipe_irq(m66592, pipenum, M66592_NRDYENB)
524#define disable_irq_nrdy(m66592, pipenum) \
525 disable_pipe_irq(m66592, pipenum, M66592_NRDYENB)
526
527/*-------------------------------------------------------------------------*/
528static inline u16 m66592_read(struct m66592 *m66592, unsigned long offset)
529{
530 return ioread16(m66592->reg + offset);
531}
532
533static inline void m66592_read_fifo(struct m66592 *m66592,
534 unsigned long offset,
535 void *buf, unsigned long len)
536{
537 void __iomem *fifoaddr = m66592->reg + offset;
538
539 if (m66592->pdata->on_chip) {
540 len = (len + 3) / 4;
541 ioread32_rep(fifoaddr, buf, len);
542 } else {
543 len = (len + 1) / 2;
544 ioread16_rep(fifoaddr, buf, len);
545 }
546}
547
548static inline void m66592_write(struct m66592 *m66592, u16 val,
549 unsigned long offset)
550{
551 iowrite16(val, m66592->reg + offset);
552}
553
554static inline void m66592_mdfy(struct m66592 *m66592, u16 val, u16 pat,
555 unsigned long offset)
556{
557 u16 tmp;
558 tmp = m66592_read(m66592, offset);
559 tmp = tmp & (~pat);
560 tmp = tmp | val;
561 m66592_write(m66592, tmp, offset);
562}
563
564#define m66592_bclr(m66592, val, offset) \
565 m66592_mdfy(m66592, 0, val, offset)
566#define m66592_bset(m66592, val, offset) \
567 m66592_mdfy(m66592, val, 0, offset)
568
569static inline void m66592_write_fifo(struct m66592 *m66592,
570 struct m66592_ep *ep,
571 void *buf, unsigned long len)
572{
573 void __iomem *fifoaddr = m66592->reg + ep->fifoaddr;
574
575 if (m66592->pdata->on_chip) {
576 unsigned long count;
577 unsigned char *pb;
578 int i;
579
580 count = len / 4;
581 iowrite32_rep(fifoaddr, buf, count);
582
583 if (len & 0x00000003) {
584 pb = buf + count * 4;
585 for (i = 0; i < (len & 0x00000003); i++) {
586 if (m66592_read(m66592, M66592_CFBCFG)) /* le */
587 iowrite8(pb[i], fifoaddr + (3 - i));
588 else
589 iowrite8(pb[i], fifoaddr + i);
590 }
591 }
592 } else {
593 unsigned long odd = len & 0x0001;
594
595 len = len / 2;
596 iowrite16_rep(fifoaddr, buf, len);
597 if (odd) {
598 unsigned char *p = buf + len*2;
599 if (m66592->pdata->wr0_shorted_to_wr1)
600 m66592_bclr(m66592, M66592_MBW_16, ep->fifosel);
601 iowrite8(*p, fifoaddr);
602 if (m66592->pdata->wr0_shorted_to_wr1)
603 m66592_bset(m66592, M66592_MBW_16, ep->fifosel);
604 }
605 }
606}
607
608#endif /* ifndef __M66592_UDC_H__ */
609
610