Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Renesas Emma Mobile 8250 driver
4 *
5 * Copyright (C) 2012 Magnus Damm
6 */
7
8#include <linux/device.h>
9#include <linux/io.h>
10#include <linux/module.h>
11#include <linux/mod_devicetable.h>
12#include <linux/serial_8250.h>
13#include <linux/serial_reg.h>
14#include <linux/platform_device.h>
15#include <linux/clk.h>
16
17#include "8250.h"
18
19#define UART_DLL_EM 9
20#define UART_DLM_EM 10
21#define UART_HCR0_EM 11
22
23/*
24 * A high value for UART_FCR_EM avoids overlapping with existing UART_*
25 * register defines. UART_FCR_EM_HW is the real HW register offset.
26 */
27#define UART_FCR_EM 0x10003
28#define UART_FCR_EM_HW 3
29
30#define UART_HCR0_EM_SW_RESET BIT(7) /* SW Reset */
31
32struct serial8250_em_priv {
33 int line;
34};
35
36static void serial8250_em_serial_out_helper(struct uart_port *p, int offset,
37 int value)
38{
39 switch (offset) {
40 case UART_TX: /* TX @ 0x00 */
41 writeb(value, p->membase);
42 break;
43 case UART_LCR: /* LCR @ 0x10 (+1) */
44 case UART_MCR: /* MCR @ 0x14 (+1) */
45 case UART_SCR: /* SCR @ 0x20 (+1) */
46 writel(value, p->membase + ((offset + 1) << 2));
47 break;
48 case UART_FCR_EM:
49 writel(value, p->membase + (UART_FCR_EM_HW << 2));
50 break;
51 case UART_IER: /* IER @ 0x04 */
52 value &= 0x0f; /* only 4 valid bits - not Xscale */
53 fallthrough;
54 case UART_DLL_EM: /* DLL @ 0x24 (+9) */
55 case UART_DLM_EM: /* DLM @ 0x28 (+9) */
56 case UART_HCR0_EM: /* HCR0 @ 0x2c */
57 writel(value, p->membase + (offset << 2));
58 break;
59 }
60}
61
62static unsigned int serial8250_em_serial_in(struct uart_port *p, int offset)
63{
64 switch (offset) {
65 case UART_RX: /* RX @ 0x00 */
66 return readb(p->membase);
67 case UART_LCR: /* LCR @ 0x10 (+1) */
68 case UART_MCR: /* MCR @ 0x14 (+1) */
69 case UART_LSR: /* LSR @ 0x18 (+1) */
70 case UART_MSR: /* MSR @ 0x1c (+1) */
71 case UART_SCR: /* SCR @ 0x20 (+1) */
72 return readl(p->membase + ((offset + 1) << 2));
73 case UART_FCR_EM:
74 return readl(p->membase + (UART_FCR_EM_HW << 2));
75 case UART_IER: /* IER @ 0x04 */
76 case UART_IIR: /* IIR @ 0x08 */
77 case UART_DLL_EM: /* DLL @ 0x24 (+9) */
78 case UART_DLM_EM: /* DLM @ 0x28 (+9) */
79 case UART_HCR0_EM: /* HCR0 @ 0x2c */
80 return readl(p->membase + (offset << 2));
81 }
82 return 0;
83}
84
85static void serial8250_em_reg_update(struct uart_port *p, int off, int value)
86{
87 unsigned int ier, fcr, lcr, mcr, hcr0;
88
89 ier = serial8250_em_serial_in(p, UART_IER);
90 fcr = serial8250_em_serial_in(p, UART_FCR_EM);
91 lcr = serial8250_em_serial_in(p, UART_LCR);
92 mcr = serial8250_em_serial_in(p, UART_MCR);
93 hcr0 = serial8250_em_serial_in(p, UART_HCR0_EM);
94
95 serial8250_em_serial_out_helper(p, UART_FCR_EM, fcr |
96 UART_FCR_CLEAR_RCVR |
97 UART_FCR_CLEAR_XMIT);
98 serial8250_em_serial_out_helper(p, UART_HCR0_EM, hcr0 |
99 UART_HCR0_EM_SW_RESET);
100 serial8250_em_serial_out_helper(p, UART_HCR0_EM, hcr0 &
101 ~UART_HCR0_EM_SW_RESET);
102
103 switch (off) {
104 case UART_FCR_EM:
105 fcr = value;
106 break;
107 case UART_LCR:
108 lcr = value;
109 break;
110 case UART_MCR:
111 mcr = value;
112 break;
113 }
114
115 serial8250_em_serial_out_helper(p, UART_IER, ier);
116 serial8250_em_serial_out_helper(p, UART_FCR_EM, fcr);
117 serial8250_em_serial_out_helper(p, UART_MCR, mcr);
118 serial8250_em_serial_out_helper(p, UART_LCR, lcr);
119 serial8250_em_serial_out_helper(p, UART_HCR0_EM, hcr0);
120}
121
122static void serial8250_em_serial_out(struct uart_port *p, int offset, int value)
123{
124 switch (offset) {
125 case UART_TX:
126 case UART_SCR:
127 case UART_IER:
128 case UART_DLL_EM:
129 case UART_DLM_EM:
130 serial8250_em_serial_out_helper(p, offset, value);
131 break;
132 case UART_FCR:
133 serial8250_em_reg_update(p, UART_FCR_EM, value);
134 break;
135 case UART_LCR:
136 case UART_MCR:
137 serial8250_em_reg_update(p, offset, value);
138 break;
139 }
140}
141
142static u32 serial8250_em_serial_dl_read(struct uart_8250_port *up)
143{
144 return serial_in(up, UART_DLL_EM) | serial_in(up, UART_DLM_EM) << 8;
145}
146
147static void serial8250_em_serial_dl_write(struct uart_8250_port *up, u32 value)
148{
149 serial_out(up, UART_DLL_EM, value & 0xff);
150 serial_out(up, UART_DLM_EM, value >> 8 & 0xff);
151}
152
153static int serial8250_em_probe(struct platform_device *pdev)
154{
155 struct serial8250_em_priv *priv;
156 struct device *dev = &pdev->dev;
157 struct uart_8250_port up;
158 struct resource *regs;
159 struct clk *sclk;
160 int irq, ret;
161
162 irq = platform_get_irq(pdev, 0);
163 if (irq < 0)
164 return irq;
165
166 regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
167 if (!regs)
168 return dev_err_probe(dev, -EINVAL, "missing registers\n");
169
170 priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
171 if (!priv)
172 return -ENOMEM;
173
174 sclk = devm_clk_get_enabled(dev, "sclk");
175 if (IS_ERR(sclk))
176 return dev_err_probe(dev, PTR_ERR(sclk), "unable to get clock\n");
177
178 memset(&up, 0, sizeof(up));
179 up.port.mapbase = regs->start;
180 up.port.irq = irq;
181 up.port.type = PORT_16750;
182 up.port.flags = UPF_FIXED_PORT | UPF_IOREMAP | UPF_FIXED_TYPE;
183 up.port.dev = dev;
184 up.port.private_data = priv;
185
186 up.port.uartclk = clk_get_rate(sclk);
187
188 up.port.iotype = UPIO_MEM32;
189 up.port.serial_in = serial8250_em_serial_in;
190 up.port.serial_out = serial8250_em_serial_out;
191 up.dl_read = serial8250_em_serial_dl_read;
192 up.dl_write = serial8250_em_serial_dl_write;
193
194 ret = serial8250_register_8250_port(&up);
195 if (ret < 0)
196 return dev_err_probe(dev, ret, "unable to register 8250 port\n");
197
198 priv->line = ret;
199 platform_set_drvdata(pdev, priv);
200 return 0;
201}
202
203static void serial8250_em_remove(struct platform_device *pdev)
204{
205 struct serial8250_em_priv *priv = platform_get_drvdata(pdev);
206
207 serial8250_unregister_port(priv->line);
208}
209
210static const struct of_device_id serial8250_em_dt_ids[] = {
211 { .compatible = "renesas,em-uart", },
212 {},
213};
214MODULE_DEVICE_TABLE(of, serial8250_em_dt_ids);
215
216static struct platform_driver serial8250_em_platform_driver = {
217 .driver = {
218 .name = "serial8250-em",
219 .of_match_table = serial8250_em_dt_ids,
220 },
221 .probe = serial8250_em_probe,
222 .remove_new = serial8250_em_remove,
223};
224
225module_platform_driver(serial8250_em_platform_driver);
226
227MODULE_AUTHOR("Magnus Damm");
228MODULE_DESCRIPTION("Renesas Emma Mobile 8250 Driver");
229MODULE_LICENSE("GPL v2");
1/*
2 * Renesas Emma Mobile 8250 driver
3 *
4 * Copyright (C) 2012 Magnus Damm
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 */
19
20#include <linux/device.h>
21#include <linux/init.h>
22#include <linux/io.h>
23#include <linux/module.h>
24#include <linux/serial_8250.h>
25#include <linux/serial_core.h>
26#include <linux/serial_reg.h>
27#include <linux/platform_device.h>
28#include <linux/clk.h>
29#include <linux/slab.h>
30
31#include "8250.h"
32
33#define UART_DLL_EM 9
34#define UART_DLM_EM 10
35
36struct serial8250_em_priv {
37 struct clk *sclk;
38 int line;
39};
40
41static void serial8250_em_serial_out(struct uart_port *p, int offset, int value)
42{
43 switch (offset) {
44 case UART_TX: /* TX @ 0x00 */
45 writeb(value, p->membase);
46 break;
47 case UART_FCR: /* FCR @ 0x0c (+1) */
48 case UART_LCR: /* LCR @ 0x10 (+1) */
49 case UART_MCR: /* MCR @ 0x14 (+1) */
50 case UART_SCR: /* SCR @ 0x20 (+1) */
51 writel(value, p->membase + ((offset + 1) << 2));
52 break;
53 case UART_IER: /* IER @ 0x04 */
54 value &= 0x0f; /* only 4 valid bits - not Xscale */
55 /* fall-through */
56 case UART_DLL_EM: /* DLL @ 0x24 (+9) */
57 case UART_DLM_EM: /* DLM @ 0x28 (+9) */
58 writel(value, p->membase + (offset << 2));
59 }
60}
61
62static unsigned int serial8250_em_serial_in(struct uart_port *p, int offset)
63{
64 switch (offset) {
65 case UART_RX: /* RX @ 0x00 */
66 return readb(p->membase);
67 case UART_MCR: /* MCR @ 0x14 (+1) */
68 case UART_LSR: /* LSR @ 0x18 (+1) */
69 case UART_MSR: /* MSR @ 0x1c (+1) */
70 case UART_SCR: /* SCR @ 0x20 (+1) */
71 return readl(p->membase + ((offset + 1) << 2));
72 case UART_IER: /* IER @ 0x04 */
73 case UART_IIR: /* IIR @ 0x08 */
74 case UART_DLL_EM: /* DLL @ 0x24 (+9) */
75 case UART_DLM_EM: /* DLM @ 0x28 (+9) */
76 return readl(p->membase + (offset << 2));
77 }
78 return 0;
79}
80
81static int serial8250_em_serial_dl_read(struct uart_8250_port *up)
82{
83 return serial_in(up, UART_DLL_EM) | serial_in(up, UART_DLM_EM) << 8;
84}
85
86static void serial8250_em_serial_dl_write(struct uart_8250_port *up, int value)
87{
88 serial_out(up, UART_DLL_EM, value & 0xff);
89 serial_out(up, UART_DLM_EM, value >> 8 & 0xff);
90}
91
92static int __devinit serial8250_em_probe(struct platform_device *pdev)
93{
94 struct resource *regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
95 struct resource *irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
96 struct serial8250_em_priv *priv;
97 struct uart_8250_port up;
98 int ret = -EINVAL;
99
100 if (!regs || !irq) {
101 dev_err(&pdev->dev, "missing registers or irq\n");
102 goto err0;
103 }
104
105 priv = kzalloc(sizeof(*priv), GFP_KERNEL);
106 if (!priv) {
107 dev_err(&pdev->dev, "unable to allocate private data\n");
108 ret = -ENOMEM;
109 goto err0;
110 }
111
112 priv->sclk = clk_get(&pdev->dev, "sclk");
113 if (IS_ERR(priv->sclk)) {
114 dev_err(&pdev->dev, "unable to get clock\n");
115 ret = PTR_ERR(priv->sclk);
116 goto err1;
117 }
118
119 memset(&up, 0, sizeof(up));
120 up.port.mapbase = regs->start;
121 up.port.irq = irq->start;
122 up.port.type = PORT_UNKNOWN;
123 up.port.flags = UPF_BOOT_AUTOCONF | UPF_FIXED_PORT | UPF_IOREMAP;
124 up.port.dev = &pdev->dev;
125 up.port.private_data = priv;
126
127 clk_enable(priv->sclk);
128 up.port.uartclk = clk_get_rate(priv->sclk);
129
130 up.port.iotype = UPIO_MEM32;
131 up.port.serial_in = serial8250_em_serial_in;
132 up.port.serial_out = serial8250_em_serial_out;
133 up.dl_read = serial8250_em_serial_dl_read;
134 up.dl_write = serial8250_em_serial_dl_write;
135
136 ret = serial8250_register_8250_port(&up);
137 if (ret < 0) {
138 dev_err(&pdev->dev, "unable to register 8250 port\n");
139 goto err2;
140 }
141
142 priv->line = ret;
143 platform_set_drvdata(pdev, priv);
144 return 0;
145
146 err2:
147 clk_disable(priv->sclk);
148 clk_put(priv->sclk);
149 err1:
150 kfree(priv);
151 err0:
152 return ret;
153}
154
155static int __devexit serial8250_em_remove(struct platform_device *pdev)
156{
157 struct serial8250_em_priv *priv = platform_get_drvdata(pdev);
158
159 serial8250_unregister_port(priv->line);
160 clk_disable(priv->sclk);
161 clk_put(priv->sclk);
162 kfree(priv);
163 return 0;
164}
165
166static const struct of_device_id serial8250_em_dt_ids[] __devinitconst = {
167 { .compatible = "renesas,em-uart", },
168 {},
169};
170MODULE_DEVICE_TABLE(of, serial8250_em_dt_ids);
171
172static struct platform_driver serial8250_em_platform_driver = {
173 .driver = {
174 .name = "serial8250-em",
175 .of_match_table = serial8250_em_dt_ids,
176 .owner = THIS_MODULE,
177 },
178 .probe = serial8250_em_probe,
179 .remove = __devexit_p(serial8250_em_remove),
180};
181
182module_platform_driver(serial8250_em_platform_driver);
183
184MODULE_AUTHOR("Magnus Damm");
185MODULE_DESCRIPTION("Renesas Emma Mobile 8250 Driver");
186MODULE_LICENSE("GPL v2");