Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Driver for the National Semiconductor DP83640 PHYTER
4 *
5 * Copyright (C) 2010 OMICRON electronics GmbH
6 */
7
8#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
9
10#include <linux/crc32.h>
11#include <linux/ethtool.h>
12#include <linux/kernel.h>
13#include <linux/list.h>
14#include <linux/mii.h>
15#include <linux/module.h>
16#include <linux/net_tstamp.h>
17#include <linux/netdevice.h>
18#include <linux/if_vlan.h>
19#include <linux/phy.h>
20#include <linux/ptp_classify.h>
21#include <linux/ptp_clock_kernel.h>
22
23#include "dp83640_reg.h"
24
25#define DP83640_PHY_ID 0x20005ce1
26#define PAGESEL 0x13
27#define MAX_RXTS 64
28#define N_EXT_TS 6
29#define N_PER_OUT 7
30#define PSF_PTPVER 2
31#define PSF_EVNT 0x4000
32#define PSF_RX 0x2000
33#define PSF_TX 0x1000
34#define EXT_EVENT 1
35#define CAL_EVENT 7
36#define CAL_TRIGGER 1
37#define DP83640_N_PINS 12
38
39#define MII_DP83640_MICR 0x11
40#define MII_DP83640_MISR 0x12
41
42#define MII_DP83640_MICR_OE 0x1
43#define MII_DP83640_MICR_IE 0x2
44
45#define MII_DP83640_MISR_RHF_INT_EN 0x01
46#define MII_DP83640_MISR_FHF_INT_EN 0x02
47#define MII_DP83640_MISR_ANC_INT_EN 0x04
48#define MII_DP83640_MISR_DUP_INT_EN 0x08
49#define MII_DP83640_MISR_SPD_INT_EN 0x10
50#define MII_DP83640_MISR_LINK_INT_EN 0x20
51#define MII_DP83640_MISR_ED_INT_EN 0x40
52#define MII_DP83640_MISR_LQ_INT_EN 0x80
53#define MII_DP83640_MISR_ANC_INT 0x400
54#define MII_DP83640_MISR_DUP_INT 0x800
55#define MII_DP83640_MISR_SPD_INT 0x1000
56#define MII_DP83640_MISR_LINK_INT 0x2000
57#define MII_DP83640_MISR_INT_MASK (MII_DP83640_MISR_ANC_INT |\
58 MII_DP83640_MISR_DUP_INT |\
59 MII_DP83640_MISR_SPD_INT |\
60 MII_DP83640_MISR_LINK_INT)
61
62/* phyter seems to miss the mark by 16 ns */
63#define ADJTIME_FIX 16
64
65#define SKB_TIMESTAMP_TIMEOUT 2 /* jiffies */
66
67#if defined(__BIG_ENDIAN)
68#define ENDIAN_FLAG 0
69#elif defined(__LITTLE_ENDIAN)
70#define ENDIAN_FLAG PSF_ENDIAN
71#endif
72
73struct dp83640_skb_info {
74 int ptp_type;
75 unsigned long tmo;
76};
77
78struct phy_rxts {
79 u16 ns_lo; /* ns[15:0] */
80 u16 ns_hi; /* overflow[1:0], ns[29:16] */
81 u16 sec_lo; /* sec[15:0] */
82 u16 sec_hi; /* sec[31:16] */
83 u16 seqid; /* sequenceId[15:0] */
84 u16 msgtype; /* messageType[3:0], hash[11:0] */
85};
86
87struct phy_txts {
88 u16 ns_lo; /* ns[15:0] */
89 u16 ns_hi; /* overflow[1:0], ns[29:16] */
90 u16 sec_lo; /* sec[15:0] */
91 u16 sec_hi; /* sec[31:16] */
92};
93
94struct rxts {
95 struct list_head list;
96 unsigned long tmo;
97 u64 ns;
98 u16 seqid;
99 u8 msgtype;
100 u16 hash;
101};
102
103struct dp83640_clock;
104
105struct dp83640_private {
106 struct list_head list;
107 struct dp83640_clock *clock;
108 struct phy_device *phydev;
109 struct mii_timestamper mii_ts;
110 struct delayed_work ts_work;
111 int hwts_tx_en;
112 int hwts_rx_en;
113 int layer;
114 int version;
115 /* remember state of cfg0 during calibration */
116 int cfg0;
117 /* remember the last event time stamp */
118 struct phy_txts edata;
119 /* list of rx timestamps */
120 struct list_head rxts;
121 struct list_head rxpool;
122 struct rxts rx_pool_data[MAX_RXTS];
123 /* protects above three fields from concurrent access */
124 spinlock_t rx_lock;
125 /* queues of incoming and outgoing packets */
126 struct sk_buff_head rx_queue;
127 struct sk_buff_head tx_queue;
128};
129
130struct dp83640_clock {
131 /* keeps the instance in the 'phyter_clocks' list */
132 struct list_head list;
133 /* we create one clock instance per MII bus */
134 struct mii_bus *bus;
135 /* protects extended registers from concurrent access */
136 struct mutex extreg_lock;
137 /* remembers which page was last selected */
138 int page;
139 /* our advertised capabilities */
140 struct ptp_clock_info caps;
141 /* protects the three fields below from concurrent access */
142 struct mutex clock_lock;
143 /* the one phyter from which we shall read */
144 struct dp83640_private *chosen;
145 /* list of the other attached phyters, not chosen */
146 struct list_head phylist;
147 /* reference to our PTP hardware clock */
148 struct ptp_clock *ptp_clock;
149};
150
151/* globals */
152
153enum {
154 CALIBRATE_GPIO,
155 PEROUT_GPIO,
156 EXTTS0_GPIO,
157 EXTTS1_GPIO,
158 EXTTS2_GPIO,
159 EXTTS3_GPIO,
160 EXTTS4_GPIO,
161 EXTTS5_GPIO,
162 GPIO_TABLE_SIZE
163};
164
165static int chosen_phy = -1;
166static ushort gpio_tab[GPIO_TABLE_SIZE] = {
167 1, 2, 3, 4, 8, 9, 10, 11
168};
169
170module_param(chosen_phy, int, 0444);
171module_param_array(gpio_tab, ushort, NULL, 0444);
172
173MODULE_PARM_DESC(chosen_phy,
174 "The address of the PHY to use for the ancillary clock features");
175MODULE_PARM_DESC(gpio_tab,
176 "Which GPIO line to use for which purpose: cal,perout,extts1,...,extts6");
177
178static void dp83640_gpio_defaults(struct ptp_pin_desc *pd)
179{
180 int i, index;
181
182 for (i = 0; i < DP83640_N_PINS; i++) {
183 snprintf(pd[i].name, sizeof(pd[i].name), "GPIO%d", 1 + i);
184 pd[i].index = i;
185 }
186
187 for (i = 0; i < GPIO_TABLE_SIZE; i++) {
188 if (gpio_tab[i] < 1 || gpio_tab[i] > DP83640_N_PINS) {
189 pr_err("gpio_tab[%d]=%hu out of range", i, gpio_tab[i]);
190 return;
191 }
192 }
193
194 index = gpio_tab[CALIBRATE_GPIO] - 1;
195 pd[index].func = PTP_PF_PHYSYNC;
196 pd[index].chan = 0;
197
198 index = gpio_tab[PEROUT_GPIO] - 1;
199 pd[index].func = PTP_PF_PEROUT;
200 pd[index].chan = 0;
201
202 for (i = EXTTS0_GPIO; i < GPIO_TABLE_SIZE; i++) {
203 index = gpio_tab[i] - 1;
204 pd[index].func = PTP_PF_EXTTS;
205 pd[index].chan = i - EXTTS0_GPIO;
206 }
207}
208
209/* a list of clocks and a mutex to protect it */
210static LIST_HEAD(phyter_clocks);
211static DEFINE_MUTEX(phyter_clocks_lock);
212
213static void rx_timestamp_work(struct work_struct *work);
214
215/* extended register access functions */
216
217#define BROADCAST_ADDR 31
218
219static inline int broadcast_write(struct phy_device *phydev, u32 regnum,
220 u16 val)
221{
222 return mdiobus_write(phydev->mdio.bus, BROADCAST_ADDR, regnum, val);
223}
224
225/* Caller must hold extreg_lock. */
226static int ext_read(struct phy_device *phydev, int page, u32 regnum)
227{
228 struct dp83640_private *dp83640 = phydev->priv;
229 int val;
230
231 if (dp83640->clock->page != page) {
232 broadcast_write(phydev, PAGESEL, page);
233 dp83640->clock->page = page;
234 }
235 val = phy_read(phydev, regnum);
236
237 return val;
238}
239
240/* Caller must hold extreg_lock. */
241static void ext_write(int broadcast, struct phy_device *phydev,
242 int page, u32 regnum, u16 val)
243{
244 struct dp83640_private *dp83640 = phydev->priv;
245
246 if (dp83640->clock->page != page) {
247 broadcast_write(phydev, PAGESEL, page);
248 dp83640->clock->page = page;
249 }
250 if (broadcast)
251 broadcast_write(phydev, regnum, val);
252 else
253 phy_write(phydev, regnum, val);
254}
255
256/* Caller must hold extreg_lock. */
257static int tdr_write(int bc, struct phy_device *dev,
258 const struct timespec64 *ts, u16 cmd)
259{
260 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_nsec & 0xffff);/* ns[15:0] */
261 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_nsec >> 16); /* ns[31:16] */
262 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_sec & 0xffff); /* sec[15:0] */
263 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_sec >> 16); /* sec[31:16]*/
264
265 ext_write(bc, dev, PAGE4, PTP_CTL, cmd);
266
267 return 0;
268}
269
270/* convert phy timestamps into driver timestamps */
271
272static void phy2rxts(struct phy_rxts *p, struct rxts *rxts)
273{
274 u32 sec;
275
276 sec = p->sec_lo;
277 sec |= p->sec_hi << 16;
278
279 rxts->ns = p->ns_lo;
280 rxts->ns |= (p->ns_hi & 0x3fff) << 16;
281 rxts->ns += ((u64)sec) * 1000000000ULL;
282 rxts->seqid = p->seqid;
283 rxts->msgtype = (p->msgtype >> 12) & 0xf;
284 rxts->hash = p->msgtype & 0x0fff;
285 rxts->tmo = jiffies + SKB_TIMESTAMP_TIMEOUT;
286}
287
288static u64 phy2txts(struct phy_txts *p)
289{
290 u64 ns;
291 u32 sec;
292
293 sec = p->sec_lo;
294 sec |= p->sec_hi << 16;
295
296 ns = p->ns_lo;
297 ns |= (p->ns_hi & 0x3fff) << 16;
298 ns += ((u64)sec) * 1000000000ULL;
299
300 return ns;
301}
302
303static int periodic_output(struct dp83640_clock *clock,
304 struct ptp_clock_request *clkreq, bool on,
305 int trigger)
306{
307 struct dp83640_private *dp83640 = clock->chosen;
308 struct phy_device *phydev = dp83640->phydev;
309 u32 sec, nsec, pwidth;
310 u16 gpio, ptp_trig, val;
311
312 if (on) {
313 gpio = 1 + ptp_find_pin(clock->ptp_clock, PTP_PF_PEROUT,
314 trigger);
315 if (gpio < 1)
316 return -EINVAL;
317 } else {
318 gpio = 0;
319 }
320
321 ptp_trig = TRIG_WR |
322 (trigger & TRIG_CSEL_MASK) << TRIG_CSEL_SHIFT |
323 (gpio & TRIG_GPIO_MASK) << TRIG_GPIO_SHIFT |
324 TRIG_PER |
325 TRIG_PULSE;
326
327 val = (trigger & TRIG_SEL_MASK) << TRIG_SEL_SHIFT;
328
329 if (!on) {
330 val |= TRIG_DIS;
331 mutex_lock(&clock->extreg_lock);
332 ext_write(0, phydev, PAGE5, PTP_TRIG, ptp_trig);
333 ext_write(0, phydev, PAGE4, PTP_CTL, val);
334 mutex_unlock(&clock->extreg_lock);
335 return 0;
336 }
337
338 sec = clkreq->perout.start.sec;
339 nsec = clkreq->perout.start.nsec;
340 pwidth = clkreq->perout.period.sec * 1000000000UL;
341 pwidth += clkreq->perout.period.nsec;
342 pwidth /= 2;
343
344 mutex_lock(&clock->extreg_lock);
345
346 ext_write(0, phydev, PAGE5, PTP_TRIG, ptp_trig);
347
348 /*load trigger*/
349 val |= TRIG_LOAD;
350 ext_write(0, phydev, PAGE4, PTP_CTL, val);
351 ext_write(0, phydev, PAGE4, PTP_TDR, nsec & 0xffff); /* ns[15:0] */
352 ext_write(0, phydev, PAGE4, PTP_TDR, nsec >> 16); /* ns[31:16] */
353 ext_write(0, phydev, PAGE4, PTP_TDR, sec & 0xffff); /* sec[15:0] */
354 ext_write(0, phydev, PAGE4, PTP_TDR, sec >> 16); /* sec[31:16] */
355 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth & 0xffff); /* ns[15:0] */
356 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth >> 16); /* ns[31:16] */
357 /* Triggers 0 and 1 has programmable pulsewidth2 */
358 if (trigger < 2) {
359 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth & 0xffff);
360 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth >> 16);
361 }
362
363 /*enable trigger*/
364 val &= ~TRIG_LOAD;
365 val |= TRIG_EN;
366 ext_write(0, phydev, PAGE4, PTP_CTL, val);
367
368 mutex_unlock(&clock->extreg_lock);
369 return 0;
370}
371
372/* ptp clock methods */
373
374static int ptp_dp83640_adjfine(struct ptp_clock_info *ptp, long scaled_ppm)
375{
376 struct dp83640_clock *clock =
377 container_of(ptp, struct dp83640_clock, caps);
378 struct phy_device *phydev = clock->chosen->phydev;
379 u64 rate;
380 int neg_adj = 0;
381 u16 hi, lo;
382
383 if (scaled_ppm < 0) {
384 neg_adj = 1;
385 scaled_ppm = -scaled_ppm;
386 }
387 rate = scaled_ppm;
388 rate <<= 13;
389 rate = div_u64(rate, 15625);
390
391 hi = (rate >> 16) & PTP_RATE_HI_MASK;
392 if (neg_adj)
393 hi |= PTP_RATE_DIR;
394
395 lo = rate & 0xffff;
396
397 mutex_lock(&clock->extreg_lock);
398
399 ext_write(1, phydev, PAGE4, PTP_RATEH, hi);
400 ext_write(1, phydev, PAGE4, PTP_RATEL, lo);
401
402 mutex_unlock(&clock->extreg_lock);
403
404 return 0;
405}
406
407static int ptp_dp83640_adjtime(struct ptp_clock_info *ptp, s64 delta)
408{
409 struct dp83640_clock *clock =
410 container_of(ptp, struct dp83640_clock, caps);
411 struct phy_device *phydev = clock->chosen->phydev;
412 struct timespec64 ts;
413 int err;
414
415 delta += ADJTIME_FIX;
416
417 ts = ns_to_timespec64(delta);
418
419 mutex_lock(&clock->extreg_lock);
420
421 err = tdr_write(1, phydev, &ts, PTP_STEP_CLK);
422
423 mutex_unlock(&clock->extreg_lock);
424
425 return err;
426}
427
428static int ptp_dp83640_gettime(struct ptp_clock_info *ptp,
429 struct timespec64 *ts)
430{
431 struct dp83640_clock *clock =
432 container_of(ptp, struct dp83640_clock, caps);
433 struct phy_device *phydev = clock->chosen->phydev;
434 unsigned int val[4];
435
436 mutex_lock(&clock->extreg_lock);
437
438 ext_write(0, phydev, PAGE4, PTP_CTL, PTP_RD_CLK);
439
440 val[0] = ext_read(phydev, PAGE4, PTP_TDR); /* ns[15:0] */
441 val[1] = ext_read(phydev, PAGE4, PTP_TDR); /* ns[31:16] */
442 val[2] = ext_read(phydev, PAGE4, PTP_TDR); /* sec[15:0] */
443 val[3] = ext_read(phydev, PAGE4, PTP_TDR); /* sec[31:16] */
444
445 mutex_unlock(&clock->extreg_lock);
446
447 ts->tv_nsec = val[0] | (val[1] << 16);
448 ts->tv_sec = val[2] | (val[3] << 16);
449
450 return 0;
451}
452
453static int ptp_dp83640_settime(struct ptp_clock_info *ptp,
454 const struct timespec64 *ts)
455{
456 struct dp83640_clock *clock =
457 container_of(ptp, struct dp83640_clock, caps);
458 struct phy_device *phydev = clock->chosen->phydev;
459 int err;
460
461 mutex_lock(&clock->extreg_lock);
462
463 err = tdr_write(1, phydev, ts, PTP_LOAD_CLK);
464
465 mutex_unlock(&clock->extreg_lock);
466
467 return err;
468}
469
470static int ptp_dp83640_enable(struct ptp_clock_info *ptp,
471 struct ptp_clock_request *rq, int on)
472{
473 struct dp83640_clock *clock =
474 container_of(ptp, struct dp83640_clock, caps);
475 struct phy_device *phydev = clock->chosen->phydev;
476 unsigned int index;
477 u16 evnt, event_num, gpio_num;
478
479 switch (rq->type) {
480 case PTP_CLK_REQ_EXTTS:
481 /* Reject requests with unsupported flags */
482 if (rq->extts.flags & ~(PTP_ENABLE_FEATURE |
483 PTP_RISING_EDGE |
484 PTP_FALLING_EDGE |
485 PTP_STRICT_FLAGS))
486 return -EOPNOTSUPP;
487
488 /* Reject requests to enable time stamping on both edges. */
489 if ((rq->extts.flags & PTP_STRICT_FLAGS) &&
490 (rq->extts.flags & PTP_ENABLE_FEATURE) &&
491 (rq->extts.flags & PTP_EXTTS_EDGES) == PTP_EXTTS_EDGES)
492 return -EOPNOTSUPP;
493
494 index = rq->extts.index;
495 if (index >= N_EXT_TS)
496 return -EINVAL;
497 event_num = EXT_EVENT + index;
498 evnt = EVNT_WR | (event_num & EVNT_SEL_MASK) << EVNT_SEL_SHIFT;
499 if (on) {
500 gpio_num = 1 + ptp_find_pin(clock->ptp_clock,
501 PTP_PF_EXTTS, index);
502 if (gpio_num < 1)
503 return -EINVAL;
504 evnt |= (gpio_num & EVNT_GPIO_MASK) << EVNT_GPIO_SHIFT;
505 if (rq->extts.flags & PTP_FALLING_EDGE)
506 evnt |= EVNT_FALL;
507 else
508 evnt |= EVNT_RISE;
509 }
510 mutex_lock(&clock->extreg_lock);
511 ext_write(0, phydev, PAGE5, PTP_EVNT, evnt);
512 mutex_unlock(&clock->extreg_lock);
513 return 0;
514
515 case PTP_CLK_REQ_PEROUT:
516 /* Reject requests with unsupported flags */
517 if (rq->perout.flags)
518 return -EOPNOTSUPP;
519 if (rq->perout.index >= N_PER_OUT)
520 return -EINVAL;
521 return periodic_output(clock, rq, on, rq->perout.index);
522
523 default:
524 break;
525 }
526
527 return -EOPNOTSUPP;
528}
529
530static int ptp_dp83640_verify(struct ptp_clock_info *ptp, unsigned int pin,
531 enum ptp_pin_function func, unsigned int chan)
532{
533 struct dp83640_clock *clock =
534 container_of(ptp, struct dp83640_clock, caps);
535
536 if (clock->caps.pin_config[pin].func == PTP_PF_PHYSYNC &&
537 !list_empty(&clock->phylist))
538 return 1;
539
540 if (func == PTP_PF_PHYSYNC)
541 return 1;
542
543 return 0;
544}
545
546static u8 status_frame_dst[6] = { 0x01, 0x1B, 0x19, 0x00, 0x00, 0x00 };
547static u8 status_frame_src[6] = { 0x08, 0x00, 0x17, 0x0B, 0x6B, 0x0F };
548
549static void enable_status_frames(struct phy_device *phydev, bool on)
550{
551 struct dp83640_private *dp83640 = phydev->priv;
552 struct dp83640_clock *clock = dp83640->clock;
553 u16 cfg0 = 0, ver;
554
555 if (on)
556 cfg0 = PSF_EVNT_EN | PSF_RXTS_EN | PSF_TXTS_EN | ENDIAN_FLAG;
557
558 ver = (PSF_PTPVER & VERSIONPTP_MASK) << VERSIONPTP_SHIFT;
559
560 mutex_lock(&clock->extreg_lock);
561
562 ext_write(0, phydev, PAGE5, PSF_CFG0, cfg0);
563 ext_write(0, phydev, PAGE6, PSF_CFG1, ver);
564
565 mutex_unlock(&clock->extreg_lock);
566
567 if (!phydev->attached_dev) {
568 phydev_warn(phydev,
569 "expected to find an attached netdevice\n");
570 return;
571 }
572
573 if (on) {
574 if (dev_mc_add(phydev->attached_dev, status_frame_dst))
575 phydev_warn(phydev, "failed to add mc address\n");
576 } else {
577 if (dev_mc_del(phydev->attached_dev, status_frame_dst))
578 phydev_warn(phydev, "failed to delete mc address\n");
579 }
580}
581
582static bool is_status_frame(struct sk_buff *skb, int type)
583{
584 struct ethhdr *h = eth_hdr(skb);
585
586 if (PTP_CLASS_V2_L2 == type &&
587 !memcmp(h->h_source, status_frame_src, sizeof(status_frame_src)))
588 return true;
589 else
590 return false;
591}
592
593static int expired(struct rxts *rxts)
594{
595 return time_after(jiffies, rxts->tmo);
596}
597
598/* Caller must hold rx_lock. */
599static void prune_rx_ts(struct dp83640_private *dp83640)
600{
601 struct list_head *this, *next;
602 struct rxts *rxts;
603
604 list_for_each_safe(this, next, &dp83640->rxts) {
605 rxts = list_entry(this, struct rxts, list);
606 if (expired(rxts)) {
607 list_del_init(&rxts->list);
608 list_add(&rxts->list, &dp83640->rxpool);
609 }
610 }
611}
612
613/* synchronize the phyters so they act as one clock */
614
615static void enable_broadcast(struct phy_device *phydev, int init_page, int on)
616{
617 int val;
618
619 phy_write(phydev, PAGESEL, 0);
620 val = phy_read(phydev, PHYCR2);
621 if (on)
622 val |= BC_WRITE;
623 else
624 val &= ~BC_WRITE;
625 phy_write(phydev, PHYCR2, val);
626 phy_write(phydev, PAGESEL, init_page);
627}
628
629static void recalibrate(struct dp83640_clock *clock)
630{
631 s64 now, diff;
632 struct phy_txts event_ts;
633 struct timespec64 ts;
634 struct dp83640_private *tmp;
635 struct phy_device *master = clock->chosen->phydev;
636 u16 cal_gpio, cfg0, evnt, ptp_trig, trigger, val;
637
638 trigger = CAL_TRIGGER;
639 cal_gpio = 1 + ptp_find_pin_unlocked(clock->ptp_clock, PTP_PF_PHYSYNC, 0);
640 if (cal_gpio < 1) {
641 pr_err("PHY calibration pin not available - PHY is not calibrated.");
642 return;
643 }
644
645 mutex_lock(&clock->extreg_lock);
646
647 /*
648 * enable broadcast, disable status frames, enable ptp clock
649 */
650 list_for_each_entry(tmp, &clock->phylist, list) {
651 enable_broadcast(tmp->phydev, clock->page, 1);
652 tmp->cfg0 = ext_read(tmp->phydev, PAGE5, PSF_CFG0);
653 ext_write(0, tmp->phydev, PAGE5, PSF_CFG0, 0);
654 ext_write(0, tmp->phydev, PAGE4, PTP_CTL, PTP_ENABLE);
655 }
656 enable_broadcast(master, clock->page, 1);
657 cfg0 = ext_read(master, PAGE5, PSF_CFG0);
658 ext_write(0, master, PAGE5, PSF_CFG0, 0);
659 ext_write(0, master, PAGE4, PTP_CTL, PTP_ENABLE);
660
661 /*
662 * enable an event timestamp
663 */
664 evnt = EVNT_WR | EVNT_RISE | EVNT_SINGLE;
665 evnt |= (CAL_EVENT & EVNT_SEL_MASK) << EVNT_SEL_SHIFT;
666 evnt |= (cal_gpio & EVNT_GPIO_MASK) << EVNT_GPIO_SHIFT;
667
668 list_for_each_entry(tmp, &clock->phylist, list)
669 ext_write(0, tmp->phydev, PAGE5, PTP_EVNT, evnt);
670 ext_write(0, master, PAGE5, PTP_EVNT, evnt);
671
672 /*
673 * configure a trigger
674 */
675 ptp_trig = TRIG_WR | TRIG_IF_LATE | TRIG_PULSE;
676 ptp_trig |= (trigger & TRIG_CSEL_MASK) << TRIG_CSEL_SHIFT;
677 ptp_trig |= (cal_gpio & TRIG_GPIO_MASK) << TRIG_GPIO_SHIFT;
678 ext_write(0, master, PAGE5, PTP_TRIG, ptp_trig);
679
680 /* load trigger */
681 val = (trigger & TRIG_SEL_MASK) << TRIG_SEL_SHIFT;
682 val |= TRIG_LOAD;
683 ext_write(0, master, PAGE4, PTP_CTL, val);
684
685 /* enable trigger */
686 val &= ~TRIG_LOAD;
687 val |= TRIG_EN;
688 ext_write(0, master, PAGE4, PTP_CTL, val);
689
690 /* disable trigger */
691 val = (trigger & TRIG_SEL_MASK) << TRIG_SEL_SHIFT;
692 val |= TRIG_DIS;
693 ext_write(0, master, PAGE4, PTP_CTL, val);
694
695 /*
696 * read out and correct offsets
697 */
698 val = ext_read(master, PAGE4, PTP_STS);
699 phydev_info(master, "master PTP_STS 0x%04hx\n", val);
700 val = ext_read(master, PAGE4, PTP_ESTS);
701 phydev_info(master, "master PTP_ESTS 0x%04hx\n", val);
702 event_ts.ns_lo = ext_read(master, PAGE4, PTP_EDATA);
703 event_ts.ns_hi = ext_read(master, PAGE4, PTP_EDATA);
704 event_ts.sec_lo = ext_read(master, PAGE4, PTP_EDATA);
705 event_ts.sec_hi = ext_read(master, PAGE4, PTP_EDATA);
706 now = phy2txts(&event_ts);
707
708 list_for_each_entry(tmp, &clock->phylist, list) {
709 val = ext_read(tmp->phydev, PAGE4, PTP_STS);
710 phydev_info(tmp->phydev, "slave PTP_STS 0x%04hx\n", val);
711 val = ext_read(tmp->phydev, PAGE4, PTP_ESTS);
712 phydev_info(tmp->phydev, "slave PTP_ESTS 0x%04hx\n", val);
713 event_ts.ns_lo = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
714 event_ts.ns_hi = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
715 event_ts.sec_lo = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
716 event_ts.sec_hi = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
717 diff = now - (s64) phy2txts(&event_ts);
718 phydev_info(tmp->phydev, "slave offset %lld nanoseconds\n",
719 diff);
720 diff += ADJTIME_FIX;
721 ts = ns_to_timespec64(diff);
722 tdr_write(0, tmp->phydev, &ts, PTP_STEP_CLK);
723 }
724
725 /*
726 * restore status frames
727 */
728 list_for_each_entry(tmp, &clock->phylist, list)
729 ext_write(0, tmp->phydev, PAGE5, PSF_CFG0, tmp->cfg0);
730 ext_write(0, master, PAGE5, PSF_CFG0, cfg0);
731
732 mutex_unlock(&clock->extreg_lock);
733}
734
735/* time stamping methods */
736
737static inline u16 exts_chan_to_edata(int ch)
738{
739 return 1 << ((ch + EXT_EVENT) * 2);
740}
741
742static int decode_evnt(struct dp83640_private *dp83640,
743 void *data, int len, u16 ests)
744{
745 struct phy_txts *phy_txts;
746 struct ptp_clock_event event;
747 int i, parsed;
748 int words = (ests >> EVNT_TS_LEN_SHIFT) & EVNT_TS_LEN_MASK;
749 u16 ext_status = 0;
750
751 /* calculate length of the event timestamp status message */
752 if (ests & MULT_EVNT)
753 parsed = (words + 2) * sizeof(u16);
754 else
755 parsed = (words + 1) * sizeof(u16);
756
757 /* check if enough data is available */
758 if (len < parsed)
759 return len;
760
761 if (ests & MULT_EVNT) {
762 ext_status = *(u16 *) data;
763 data += sizeof(ext_status);
764 }
765
766 phy_txts = data;
767
768 switch (words) {
769 case 3:
770 dp83640->edata.sec_hi = phy_txts->sec_hi;
771 fallthrough;
772 case 2:
773 dp83640->edata.sec_lo = phy_txts->sec_lo;
774 fallthrough;
775 case 1:
776 dp83640->edata.ns_hi = phy_txts->ns_hi;
777 fallthrough;
778 case 0:
779 dp83640->edata.ns_lo = phy_txts->ns_lo;
780 }
781
782 if (!ext_status) {
783 i = ((ests >> EVNT_NUM_SHIFT) & EVNT_NUM_MASK) - EXT_EVENT;
784 ext_status = exts_chan_to_edata(i);
785 }
786
787 event.type = PTP_CLOCK_EXTTS;
788 event.timestamp = phy2txts(&dp83640->edata);
789
790 /* Compensate for input path and synchronization delays */
791 event.timestamp -= 35;
792
793 for (i = 0; i < N_EXT_TS; i++) {
794 if (ext_status & exts_chan_to_edata(i)) {
795 event.index = i;
796 ptp_clock_event(dp83640->clock->ptp_clock, &event);
797 }
798 }
799
800 return parsed;
801}
802
803#define DP83640_PACKET_HASH_LEN 10
804
805static int match(struct sk_buff *skb, unsigned int type, struct rxts *rxts)
806{
807 struct ptp_header *hdr;
808 u8 msgtype;
809 u16 seqid;
810 u16 hash;
811
812 /* check sequenceID, messageType, 12 bit hash of offset 20-29 */
813
814 hdr = ptp_parse_header(skb, type);
815 if (!hdr)
816 return 0;
817
818 msgtype = ptp_get_msgtype(hdr, type);
819
820 if (rxts->msgtype != (msgtype & 0xf))
821 return 0;
822
823 seqid = be16_to_cpu(hdr->sequence_id);
824 if (rxts->seqid != seqid)
825 return 0;
826
827 hash = ether_crc(DP83640_PACKET_HASH_LEN,
828 (unsigned char *)&hdr->source_port_identity) >> 20;
829 if (rxts->hash != hash)
830 return 0;
831
832 return 1;
833}
834
835static void decode_rxts(struct dp83640_private *dp83640,
836 struct phy_rxts *phy_rxts)
837{
838 struct rxts *rxts;
839 struct skb_shared_hwtstamps *shhwtstamps = NULL;
840 struct sk_buff *skb;
841 unsigned long flags;
842 u8 overflow;
843
844 overflow = (phy_rxts->ns_hi >> 14) & 0x3;
845 if (overflow)
846 pr_debug("rx timestamp queue overflow, count %d\n", overflow);
847
848 spin_lock_irqsave(&dp83640->rx_lock, flags);
849
850 prune_rx_ts(dp83640);
851
852 if (list_empty(&dp83640->rxpool)) {
853 pr_debug("rx timestamp pool is empty\n");
854 goto out;
855 }
856 rxts = list_first_entry(&dp83640->rxpool, struct rxts, list);
857 list_del_init(&rxts->list);
858 phy2rxts(phy_rxts, rxts);
859
860 spin_lock(&dp83640->rx_queue.lock);
861 skb_queue_walk(&dp83640->rx_queue, skb) {
862 struct dp83640_skb_info *skb_info;
863
864 skb_info = (struct dp83640_skb_info *)skb->cb;
865 if (match(skb, skb_info->ptp_type, rxts)) {
866 __skb_unlink(skb, &dp83640->rx_queue);
867 shhwtstamps = skb_hwtstamps(skb);
868 memset(shhwtstamps, 0, sizeof(*shhwtstamps));
869 shhwtstamps->hwtstamp = ns_to_ktime(rxts->ns);
870 list_add(&rxts->list, &dp83640->rxpool);
871 break;
872 }
873 }
874 spin_unlock(&dp83640->rx_queue.lock);
875
876 if (!shhwtstamps)
877 list_add_tail(&rxts->list, &dp83640->rxts);
878out:
879 spin_unlock_irqrestore(&dp83640->rx_lock, flags);
880
881 if (shhwtstamps)
882 netif_rx(skb);
883}
884
885static void decode_txts(struct dp83640_private *dp83640,
886 struct phy_txts *phy_txts)
887{
888 struct skb_shared_hwtstamps shhwtstamps;
889 struct dp83640_skb_info *skb_info;
890 struct sk_buff *skb;
891 u8 overflow;
892 u64 ns;
893
894 /* We must already have the skb that triggered this. */
895again:
896 skb = skb_dequeue(&dp83640->tx_queue);
897 if (!skb) {
898 pr_debug("have timestamp but tx_queue empty\n");
899 return;
900 }
901
902 overflow = (phy_txts->ns_hi >> 14) & 0x3;
903 if (overflow) {
904 pr_debug("tx timestamp queue overflow, count %d\n", overflow);
905 while (skb) {
906 kfree_skb(skb);
907 skb = skb_dequeue(&dp83640->tx_queue);
908 }
909 return;
910 }
911 skb_info = (struct dp83640_skb_info *)skb->cb;
912 if (time_after(jiffies, skb_info->tmo)) {
913 kfree_skb(skb);
914 goto again;
915 }
916
917 ns = phy2txts(phy_txts);
918 memset(&shhwtstamps, 0, sizeof(shhwtstamps));
919 shhwtstamps.hwtstamp = ns_to_ktime(ns);
920 skb_complete_tx_timestamp(skb, &shhwtstamps);
921}
922
923static void decode_status_frame(struct dp83640_private *dp83640,
924 struct sk_buff *skb)
925{
926 struct phy_rxts *phy_rxts;
927 struct phy_txts *phy_txts;
928 u8 *ptr;
929 int len, size;
930 u16 ests, type;
931
932 ptr = skb->data + 2;
933
934 for (len = skb_headlen(skb) - 2; len > sizeof(type); len -= size) {
935
936 type = *(u16 *)ptr;
937 ests = type & 0x0fff;
938 type = type & 0xf000;
939 len -= sizeof(type);
940 ptr += sizeof(type);
941
942 if (PSF_RX == type && len >= sizeof(*phy_rxts)) {
943
944 phy_rxts = (struct phy_rxts *) ptr;
945 decode_rxts(dp83640, phy_rxts);
946 size = sizeof(*phy_rxts);
947
948 } else if (PSF_TX == type && len >= sizeof(*phy_txts)) {
949
950 phy_txts = (struct phy_txts *) ptr;
951 decode_txts(dp83640, phy_txts);
952 size = sizeof(*phy_txts);
953
954 } else if (PSF_EVNT == type) {
955
956 size = decode_evnt(dp83640, ptr, len, ests);
957
958 } else {
959 size = 0;
960 break;
961 }
962 ptr += size;
963 }
964}
965
966static void dp83640_free_clocks(void)
967{
968 struct dp83640_clock *clock;
969 struct list_head *this, *next;
970
971 mutex_lock(&phyter_clocks_lock);
972
973 list_for_each_safe(this, next, &phyter_clocks) {
974 clock = list_entry(this, struct dp83640_clock, list);
975 if (!list_empty(&clock->phylist)) {
976 pr_warn("phy list non-empty while unloading\n");
977 BUG();
978 }
979 list_del(&clock->list);
980 mutex_destroy(&clock->extreg_lock);
981 mutex_destroy(&clock->clock_lock);
982 put_device(&clock->bus->dev);
983 kfree(clock->caps.pin_config);
984 kfree(clock);
985 }
986
987 mutex_unlock(&phyter_clocks_lock);
988}
989
990static void dp83640_clock_init(struct dp83640_clock *clock, struct mii_bus *bus)
991{
992 INIT_LIST_HEAD(&clock->list);
993 clock->bus = bus;
994 mutex_init(&clock->extreg_lock);
995 mutex_init(&clock->clock_lock);
996 INIT_LIST_HEAD(&clock->phylist);
997 clock->caps.owner = THIS_MODULE;
998 sprintf(clock->caps.name, "dp83640 timer");
999 clock->caps.max_adj = 1953124;
1000 clock->caps.n_alarm = 0;
1001 clock->caps.n_ext_ts = N_EXT_TS;
1002 clock->caps.n_per_out = N_PER_OUT;
1003 clock->caps.n_pins = DP83640_N_PINS;
1004 clock->caps.pps = 0;
1005 clock->caps.adjfine = ptp_dp83640_adjfine;
1006 clock->caps.adjtime = ptp_dp83640_adjtime;
1007 clock->caps.gettime64 = ptp_dp83640_gettime;
1008 clock->caps.settime64 = ptp_dp83640_settime;
1009 clock->caps.enable = ptp_dp83640_enable;
1010 clock->caps.verify = ptp_dp83640_verify;
1011 /*
1012 * Convert the module param defaults into a dynamic pin configuration.
1013 */
1014 dp83640_gpio_defaults(clock->caps.pin_config);
1015 /*
1016 * Get a reference to this bus instance.
1017 */
1018 get_device(&bus->dev);
1019}
1020
1021static int choose_this_phy(struct dp83640_clock *clock,
1022 struct phy_device *phydev)
1023{
1024 if (chosen_phy == -1 && !clock->chosen)
1025 return 1;
1026
1027 if (chosen_phy == phydev->mdio.addr)
1028 return 1;
1029
1030 return 0;
1031}
1032
1033static struct dp83640_clock *dp83640_clock_get(struct dp83640_clock *clock)
1034{
1035 if (clock)
1036 mutex_lock(&clock->clock_lock);
1037 return clock;
1038}
1039
1040/*
1041 * Look up and lock a clock by bus instance.
1042 * If there is no clock for this bus, then create it first.
1043 */
1044static struct dp83640_clock *dp83640_clock_get_bus(struct mii_bus *bus)
1045{
1046 struct dp83640_clock *clock = NULL, *tmp;
1047 struct list_head *this;
1048
1049 mutex_lock(&phyter_clocks_lock);
1050
1051 list_for_each(this, &phyter_clocks) {
1052 tmp = list_entry(this, struct dp83640_clock, list);
1053 if (tmp->bus == bus) {
1054 clock = tmp;
1055 break;
1056 }
1057 }
1058 if (clock)
1059 goto out;
1060
1061 clock = kzalloc(sizeof(struct dp83640_clock), GFP_KERNEL);
1062 if (!clock)
1063 goto out;
1064
1065 clock->caps.pin_config = kcalloc(DP83640_N_PINS,
1066 sizeof(struct ptp_pin_desc),
1067 GFP_KERNEL);
1068 if (!clock->caps.pin_config) {
1069 kfree(clock);
1070 clock = NULL;
1071 goto out;
1072 }
1073 dp83640_clock_init(clock, bus);
1074 list_add_tail(&clock->list, &phyter_clocks);
1075out:
1076 mutex_unlock(&phyter_clocks_lock);
1077
1078 return dp83640_clock_get(clock);
1079}
1080
1081static void dp83640_clock_put(struct dp83640_clock *clock)
1082{
1083 mutex_unlock(&clock->clock_lock);
1084}
1085
1086static int dp83640_soft_reset(struct phy_device *phydev)
1087{
1088 int ret;
1089
1090 ret = genphy_soft_reset(phydev);
1091 if (ret < 0)
1092 return ret;
1093
1094 /* From DP83640 datasheet: "Software driver code must wait 3 us
1095 * following a software reset before allowing further serial MII
1096 * operations with the DP83640."
1097 */
1098 udelay(10); /* Taking udelay inaccuracy into account */
1099
1100 return 0;
1101}
1102
1103static int dp83640_config_init(struct phy_device *phydev)
1104{
1105 struct dp83640_private *dp83640 = phydev->priv;
1106 struct dp83640_clock *clock = dp83640->clock;
1107
1108 if (clock->chosen && !list_empty(&clock->phylist))
1109 recalibrate(clock);
1110 else {
1111 mutex_lock(&clock->extreg_lock);
1112 enable_broadcast(phydev, clock->page, 1);
1113 mutex_unlock(&clock->extreg_lock);
1114 }
1115
1116 enable_status_frames(phydev, true);
1117
1118 mutex_lock(&clock->extreg_lock);
1119 ext_write(0, phydev, PAGE4, PTP_CTL, PTP_ENABLE);
1120 mutex_unlock(&clock->extreg_lock);
1121
1122 return 0;
1123}
1124
1125static int dp83640_ack_interrupt(struct phy_device *phydev)
1126{
1127 int err = phy_read(phydev, MII_DP83640_MISR);
1128
1129 if (err < 0)
1130 return err;
1131
1132 return 0;
1133}
1134
1135static int dp83640_config_intr(struct phy_device *phydev)
1136{
1137 int micr;
1138 int misr;
1139 int err;
1140
1141 if (phydev->interrupts == PHY_INTERRUPT_ENABLED) {
1142 err = dp83640_ack_interrupt(phydev);
1143 if (err)
1144 return err;
1145
1146 misr = phy_read(phydev, MII_DP83640_MISR);
1147 if (misr < 0)
1148 return misr;
1149 misr |=
1150 (MII_DP83640_MISR_ANC_INT_EN |
1151 MII_DP83640_MISR_DUP_INT_EN |
1152 MII_DP83640_MISR_SPD_INT_EN |
1153 MII_DP83640_MISR_LINK_INT_EN);
1154 err = phy_write(phydev, MII_DP83640_MISR, misr);
1155 if (err < 0)
1156 return err;
1157
1158 micr = phy_read(phydev, MII_DP83640_MICR);
1159 if (micr < 0)
1160 return micr;
1161 micr |=
1162 (MII_DP83640_MICR_OE |
1163 MII_DP83640_MICR_IE);
1164 return phy_write(phydev, MII_DP83640_MICR, micr);
1165 } else {
1166 micr = phy_read(phydev, MII_DP83640_MICR);
1167 if (micr < 0)
1168 return micr;
1169 micr &=
1170 ~(MII_DP83640_MICR_OE |
1171 MII_DP83640_MICR_IE);
1172 err = phy_write(phydev, MII_DP83640_MICR, micr);
1173 if (err < 0)
1174 return err;
1175
1176 misr = phy_read(phydev, MII_DP83640_MISR);
1177 if (misr < 0)
1178 return misr;
1179 misr &=
1180 ~(MII_DP83640_MISR_ANC_INT_EN |
1181 MII_DP83640_MISR_DUP_INT_EN |
1182 MII_DP83640_MISR_SPD_INT_EN |
1183 MII_DP83640_MISR_LINK_INT_EN);
1184 err = phy_write(phydev, MII_DP83640_MISR, misr);
1185 if (err)
1186 return err;
1187
1188 return dp83640_ack_interrupt(phydev);
1189 }
1190}
1191
1192static irqreturn_t dp83640_handle_interrupt(struct phy_device *phydev)
1193{
1194 int irq_status;
1195
1196 irq_status = phy_read(phydev, MII_DP83640_MISR);
1197 if (irq_status < 0) {
1198 phy_error(phydev);
1199 return IRQ_NONE;
1200 }
1201
1202 if (!(irq_status & MII_DP83640_MISR_INT_MASK))
1203 return IRQ_NONE;
1204
1205 phy_trigger_machine(phydev);
1206
1207 return IRQ_HANDLED;
1208}
1209
1210static int dp83640_hwtstamp(struct mii_timestamper *mii_ts,
1211 struct kernel_hwtstamp_config *cfg,
1212 struct netlink_ext_ack *extack)
1213{
1214 struct dp83640_private *dp83640 =
1215 container_of(mii_ts, struct dp83640_private, mii_ts);
1216 u16 txcfg0, rxcfg0;
1217
1218 if (cfg->tx_type < 0 || cfg->tx_type > HWTSTAMP_TX_ONESTEP_SYNC)
1219 return -ERANGE;
1220
1221 dp83640->hwts_tx_en = cfg->tx_type;
1222
1223 switch (cfg->rx_filter) {
1224 case HWTSTAMP_FILTER_NONE:
1225 dp83640->hwts_rx_en = 0;
1226 dp83640->layer = 0;
1227 dp83640->version = 0;
1228 break;
1229 case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
1230 case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
1231 case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
1232 dp83640->hwts_rx_en = 1;
1233 dp83640->layer = PTP_CLASS_L4;
1234 dp83640->version = PTP_CLASS_V1;
1235 cfg->rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_EVENT;
1236 break;
1237 case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
1238 case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
1239 case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
1240 dp83640->hwts_rx_en = 1;
1241 dp83640->layer = PTP_CLASS_L4;
1242 dp83640->version = PTP_CLASS_V2;
1243 cfg->rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_EVENT;
1244 break;
1245 case HWTSTAMP_FILTER_PTP_V2_L2_EVENT:
1246 case HWTSTAMP_FILTER_PTP_V2_L2_SYNC:
1247 case HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ:
1248 dp83640->hwts_rx_en = 1;
1249 dp83640->layer = PTP_CLASS_L2;
1250 dp83640->version = PTP_CLASS_V2;
1251 cfg->rx_filter = HWTSTAMP_FILTER_PTP_V2_L2_EVENT;
1252 break;
1253 case HWTSTAMP_FILTER_PTP_V2_EVENT:
1254 case HWTSTAMP_FILTER_PTP_V2_SYNC:
1255 case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
1256 dp83640->hwts_rx_en = 1;
1257 dp83640->layer = PTP_CLASS_L4 | PTP_CLASS_L2;
1258 dp83640->version = PTP_CLASS_V2;
1259 cfg->rx_filter = HWTSTAMP_FILTER_PTP_V2_EVENT;
1260 break;
1261 default:
1262 return -ERANGE;
1263 }
1264
1265 txcfg0 = (dp83640->version & TX_PTP_VER_MASK) << TX_PTP_VER_SHIFT;
1266 rxcfg0 = (dp83640->version & TX_PTP_VER_MASK) << TX_PTP_VER_SHIFT;
1267
1268 if (dp83640->layer & PTP_CLASS_L2) {
1269 txcfg0 |= TX_L2_EN;
1270 rxcfg0 |= RX_L2_EN;
1271 }
1272 if (dp83640->layer & PTP_CLASS_L4) {
1273 txcfg0 |= TX_IPV6_EN | TX_IPV4_EN;
1274 rxcfg0 |= RX_IPV6_EN | RX_IPV4_EN;
1275 }
1276
1277 if (dp83640->hwts_tx_en)
1278 txcfg0 |= TX_TS_EN;
1279
1280 if (dp83640->hwts_tx_en == HWTSTAMP_TX_ONESTEP_SYNC)
1281 txcfg0 |= SYNC_1STEP | CHK_1STEP;
1282
1283 if (dp83640->hwts_rx_en)
1284 rxcfg0 |= RX_TS_EN;
1285
1286 mutex_lock(&dp83640->clock->extreg_lock);
1287
1288 ext_write(0, dp83640->phydev, PAGE5, PTP_TXCFG0, txcfg0);
1289 ext_write(0, dp83640->phydev, PAGE5, PTP_RXCFG0, rxcfg0);
1290
1291 mutex_unlock(&dp83640->clock->extreg_lock);
1292
1293 return 0;
1294}
1295
1296static void rx_timestamp_work(struct work_struct *work)
1297{
1298 struct dp83640_private *dp83640 =
1299 container_of(work, struct dp83640_private, ts_work.work);
1300 struct sk_buff *skb;
1301
1302 /* Deliver expired packets. */
1303 while ((skb = skb_dequeue(&dp83640->rx_queue))) {
1304 struct dp83640_skb_info *skb_info;
1305
1306 skb_info = (struct dp83640_skb_info *)skb->cb;
1307 if (!time_after(jiffies, skb_info->tmo)) {
1308 skb_queue_head(&dp83640->rx_queue, skb);
1309 break;
1310 }
1311
1312 netif_rx(skb);
1313 }
1314
1315 if (!skb_queue_empty(&dp83640->rx_queue))
1316 schedule_delayed_work(&dp83640->ts_work, SKB_TIMESTAMP_TIMEOUT);
1317}
1318
1319static bool dp83640_rxtstamp(struct mii_timestamper *mii_ts,
1320 struct sk_buff *skb, int type)
1321{
1322 struct dp83640_private *dp83640 =
1323 container_of(mii_ts, struct dp83640_private, mii_ts);
1324 struct dp83640_skb_info *skb_info = (struct dp83640_skb_info *)skb->cb;
1325 struct list_head *this, *next;
1326 struct rxts *rxts;
1327 struct skb_shared_hwtstamps *shhwtstamps = NULL;
1328 unsigned long flags;
1329
1330 if (is_status_frame(skb, type)) {
1331 decode_status_frame(dp83640, skb);
1332 kfree_skb(skb);
1333 return true;
1334 }
1335
1336 if (!dp83640->hwts_rx_en)
1337 return false;
1338
1339 if ((type & dp83640->version) == 0 || (type & dp83640->layer) == 0)
1340 return false;
1341
1342 spin_lock_irqsave(&dp83640->rx_lock, flags);
1343 prune_rx_ts(dp83640);
1344 list_for_each_safe(this, next, &dp83640->rxts) {
1345 rxts = list_entry(this, struct rxts, list);
1346 if (match(skb, type, rxts)) {
1347 shhwtstamps = skb_hwtstamps(skb);
1348 memset(shhwtstamps, 0, sizeof(*shhwtstamps));
1349 shhwtstamps->hwtstamp = ns_to_ktime(rxts->ns);
1350 list_del_init(&rxts->list);
1351 list_add(&rxts->list, &dp83640->rxpool);
1352 break;
1353 }
1354 }
1355 spin_unlock_irqrestore(&dp83640->rx_lock, flags);
1356
1357 if (!shhwtstamps) {
1358 skb_info->ptp_type = type;
1359 skb_info->tmo = jiffies + SKB_TIMESTAMP_TIMEOUT;
1360 skb_queue_tail(&dp83640->rx_queue, skb);
1361 schedule_delayed_work(&dp83640->ts_work, SKB_TIMESTAMP_TIMEOUT);
1362 } else {
1363 netif_rx(skb);
1364 }
1365
1366 return true;
1367}
1368
1369static void dp83640_txtstamp(struct mii_timestamper *mii_ts,
1370 struct sk_buff *skb, int type)
1371{
1372 struct dp83640_skb_info *skb_info = (struct dp83640_skb_info *)skb->cb;
1373 struct dp83640_private *dp83640 =
1374 container_of(mii_ts, struct dp83640_private, mii_ts);
1375
1376 switch (dp83640->hwts_tx_en) {
1377
1378 case HWTSTAMP_TX_ONESTEP_SYNC:
1379 if (ptp_msg_is_sync(skb, type)) {
1380 kfree_skb(skb);
1381 return;
1382 }
1383 fallthrough;
1384 case HWTSTAMP_TX_ON:
1385 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
1386 skb_info->tmo = jiffies + SKB_TIMESTAMP_TIMEOUT;
1387 skb_queue_tail(&dp83640->tx_queue, skb);
1388 break;
1389
1390 case HWTSTAMP_TX_OFF:
1391 default:
1392 kfree_skb(skb);
1393 break;
1394 }
1395}
1396
1397static int dp83640_ts_info(struct mii_timestamper *mii_ts,
1398 struct ethtool_ts_info *info)
1399{
1400 struct dp83640_private *dp83640 =
1401 container_of(mii_ts, struct dp83640_private, mii_ts);
1402
1403 info->so_timestamping =
1404 SOF_TIMESTAMPING_TX_HARDWARE |
1405 SOF_TIMESTAMPING_RX_HARDWARE |
1406 SOF_TIMESTAMPING_RAW_HARDWARE;
1407 info->phc_index = ptp_clock_index(dp83640->clock->ptp_clock);
1408 info->tx_types =
1409 (1 << HWTSTAMP_TX_OFF) |
1410 (1 << HWTSTAMP_TX_ON) |
1411 (1 << HWTSTAMP_TX_ONESTEP_SYNC);
1412 info->rx_filters =
1413 (1 << HWTSTAMP_FILTER_NONE) |
1414 (1 << HWTSTAMP_FILTER_PTP_V1_L4_EVENT) |
1415 (1 << HWTSTAMP_FILTER_PTP_V2_L4_EVENT) |
1416 (1 << HWTSTAMP_FILTER_PTP_V2_L2_EVENT) |
1417 (1 << HWTSTAMP_FILTER_PTP_V2_EVENT);
1418 return 0;
1419}
1420
1421static int dp83640_probe(struct phy_device *phydev)
1422{
1423 struct dp83640_clock *clock;
1424 struct dp83640_private *dp83640;
1425 int err = -ENOMEM, i;
1426
1427 if (phydev->mdio.addr == BROADCAST_ADDR)
1428 return 0;
1429
1430 clock = dp83640_clock_get_bus(phydev->mdio.bus);
1431 if (!clock)
1432 goto no_clock;
1433
1434 dp83640 = kzalloc(sizeof(struct dp83640_private), GFP_KERNEL);
1435 if (!dp83640)
1436 goto no_memory;
1437
1438 dp83640->phydev = phydev;
1439 dp83640->mii_ts.rxtstamp = dp83640_rxtstamp;
1440 dp83640->mii_ts.txtstamp = dp83640_txtstamp;
1441 dp83640->mii_ts.hwtstamp = dp83640_hwtstamp;
1442 dp83640->mii_ts.ts_info = dp83640_ts_info;
1443
1444 INIT_DELAYED_WORK(&dp83640->ts_work, rx_timestamp_work);
1445 INIT_LIST_HEAD(&dp83640->rxts);
1446 INIT_LIST_HEAD(&dp83640->rxpool);
1447 for (i = 0; i < MAX_RXTS; i++)
1448 list_add(&dp83640->rx_pool_data[i].list, &dp83640->rxpool);
1449
1450 phydev->mii_ts = &dp83640->mii_ts;
1451 phydev->priv = dp83640;
1452
1453 spin_lock_init(&dp83640->rx_lock);
1454 skb_queue_head_init(&dp83640->rx_queue);
1455 skb_queue_head_init(&dp83640->tx_queue);
1456
1457 dp83640->clock = clock;
1458
1459 if (choose_this_phy(clock, phydev)) {
1460 clock->chosen = dp83640;
1461 clock->ptp_clock = ptp_clock_register(&clock->caps,
1462 &phydev->mdio.dev);
1463 if (IS_ERR(clock->ptp_clock)) {
1464 err = PTR_ERR(clock->ptp_clock);
1465 goto no_register;
1466 }
1467 } else
1468 list_add_tail(&dp83640->list, &clock->phylist);
1469
1470 dp83640_clock_put(clock);
1471 return 0;
1472
1473no_register:
1474 clock->chosen = NULL;
1475 kfree(dp83640);
1476no_memory:
1477 dp83640_clock_put(clock);
1478no_clock:
1479 return err;
1480}
1481
1482static void dp83640_remove(struct phy_device *phydev)
1483{
1484 struct dp83640_clock *clock;
1485 struct list_head *this, *next;
1486 struct dp83640_private *tmp, *dp83640 = phydev->priv;
1487
1488 if (phydev->mdio.addr == BROADCAST_ADDR)
1489 return;
1490
1491 phydev->mii_ts = NULL;
1492
1493 enable_status_frames(phydev, false);
1494 cancel_delayed_work_sync(&dp83640->ts_work);
1495
1496 skb_queue_purge(&dp83640->rx_queue);
1497 skb_queue_purge(&dp83640->tx_queue);
1498
1499 clock = dp83640_clock_get(dp83640->clock);
1500
1501 if (dp83640 == clock->chosen) {
1502 ptp_clock_unregister(clock->ptp_clock);
1503 clock->chosen = NULL;
1504 } else {
1505 list_for_each_safe(this, next, &clock->phylist) {
1506 tmp = list_entry(this, struct dp83640_private, list);
1507 if (tmp == dp83640) {
1508 list_del_init(&tmp->list);
1509 break;
1510 }
1511 }
1512 }
1513
1514 dp83640_clock_put(clock);
1515 kfree(dp83640);
1516}
1517
1518static struct phy_driver dp83640_driver = {
1519 .phy_id = DP83640_PHY_ID,
1520 .phy_id_mask = 0xfffffff0,
1521 .name = "NatSemi DP83640",
1522 /* PHY_BASIC_FEATURES */
1523 .probe = dp83640_probe,
1524 .remove = dp83640_remove,
1525 .soft_reset = dp83640_soft_reset,
1526 .config_init = dp83640_config_init,
1527 .config_intr = dp83640_config_intr,
1528 .handle_interrupt = dp83640_handle_interrupt,
1529};
1530
1531static int __init dp83640_init(void)
1532{
1533 return phy_driver_register(&dp83640_driver, THIS_MODULE);
1534}
1535
1536static void __exit dp83640_exit(void)
1537{
1538 dp83640_free_clocks();
1539 phy_driver_unregister(&dp83640_driver);
1540}
1541
1542MODULE_DESCRIPTION("National Semiconductor DP83640 PHY driver");
1543MODULE_AUTHOR("Richard Cochran <richardcochran@gmail.com>");
1544MODULE_LICENSE("GPL");
1545
1546module_init(dp83640_init);
1547module_exit(dp83640_exit);
1548
1549static struct mdio_device_id __maybe_unused dp83640_tbl[] = {
1550 { DP83640_PHY_ID, 0xfffffff0 },
1551 { }
1552};
1553
1554MODULE_DEVICE_TABLE(mdio, dp83640_tbl);
1/*
2 * Driver for the National Semiconductor DP83640 PHYTER
3 *
4 * Copyright (C) 2010 OMICRON electronics GmbH
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20#include <linux/ethtool.h>
21#include <linux/kernel.h>
22#include <linux/list.h>
23#include <linux/mii.h>
24#include <linux/module.h>
25#include <linux/net_tstamp.h>
26#include <linux/netdevice.h>
27#include <linux/phy.h>
28#include <linux/ptp_classify.h>
29#include <linux/ptp_clock_kernel.h>
30
31#include "dp83640_reg.h"
32
33#define DP83640_PHY_ID 0x20005ce1
34#define PAGESEL 0x13
35#define LAYER4 0x02
36#define LAYER2 0x01
37#define MAX_RXTS 64
38#define N_EXT_TS 6
39#define PSF_PTPVER 2
40#define PSF_EVNT 0x4000
41#define PSF_RX 0x2000
42#define PSF_TX 0x1000
43#define EXT_EVENT 1
44#define CAL_EVENT 7
45#define CAL_TRIGGER 7
46#define PER_TRIGGER 6
47
48/* phyter seems to miss the mark by 16 ns */
49#define ADJTIME_FIX 16
50
51#if defined(__BIG_ENDIAN)
52#define ENDIAN_FLAG 0
53#elif defined(__LITTLE_ENDIAN)
54#define ENDIAN_FLAG PSF_ENDIAN
55#endif
56
57#define SKB_PTP_TYPE(__skb) (*(unsigned int *)((__skb)->cb))
58
59struct phy_rxts {
60 u16 ns_lo; /* ns[15:0] */
61 u16 ns_hi; /* overflow[1:0], ns[29:16] */
62 u16 sec_lo; /* sec[15:0] */
63 u16 sec_hi; /* sec[31:16] */
64 u16 seqid; /* sequenceId[15:0] */
65 u16 msgtype; /* messageType[3:0], hash[11:0] */
66};
67
68struct phy_txts {
69 u16 ns_lo; /* ns[15:0] */
70 u16 ns_hi; /* overflow[1:0], ns[29:16] */
71 u16 sec_lo; /* sec[15:0] */
72 u16 sec_hi; /* sec[31:16] */
73};
74
75struct rxts {
76 struct list_head list;
77 unsigned long tmo;
78 u64 ns;
79 u16 seqid;
80 u8 msgtype;
81 u16 hash;
82};
83
84struct dp83640_clock;
85
86struct dp83640_private {
87 struct list_head list;
88 struct dp83640_clock *clock;
89 struct phy_device *phydev;
90 struct work_struct ts_work;
91 int hwts_tx_en;
92 int hwts_rx_en;
93 int layer;
94 int version;
95 /* remember state of cfg0 during calibration */
96 int cfg0;
97 /* remember the last event time stamp */
98 struct phy_txts edata;
99 /* list of rx timestamps */
100 struct list_head rxts;
101 struct list_head rxpool;
102 struct rxts rx_pool_data[MAX_RXTS];
103 /* protects above three fields from concurrent access */
104 spinlock_t rx_lock;
105 /* queues of incoming and outgoing packets */
106 struct sk_buff_head rx_queue;
107 struct sk_buff_head tx_queue;
108};
109
110struct dp83640_clock {
111 /* keeps the instance in the 'phyter_clocks' list */
112 struct list_head list;
113 /* we create one clock instance per MII bus */
114 struct mii_bus *bus;
115 /* protects extended registers from concurrent access */
116 struct mutex extreg_lock;
117 /* remembers which page was last selected */
118 int page;
119 /* our advertised capabilities */
120 struct ptp_clock_info caps;
121 /* protects the three fields below from concurrent access */
122 struct mutex clock_lock;
123 /* the one phyter from which we shall read */
124 struct dp83640_private *chosen;
125 /* list of the other attached phyters, not chosen */
126 struct list_head phylist;
127 /* reference to our PTP hardware clock */
128 struct ptp_clock *ptp_clock;
129};
130
131/* globals */
132
133enum {
134 CALIBRATE_GPIO,
135 PEROUT_GPIO,
136 EXTTS0_GPIO,
137 EXTTS1_GPIO,
138 EXTTS2_GPIO,
139 EXTTS3_GPIO,
140 EXTTS4_GPIO,
141 EXTTS5_GPIO,
142 GPIO_TABLE_SIZE
143};
144
145static int chosen_phy = -1;
146static ushort gpio_tab[GPIO_TABLE_SIZE] = {
147 1, 2, 3, 4, 8, 9, 10, 11
148};
149
150module_param(chosen_phy, int, 0444);
151module_param_array(gpio_tab, ushort, NULL, 0444);
152
153MODULE_PARM_DESC(chosen_phy, \
154 "The address of the PHY to use for the ancillary clock features");
155MODULE_PARM_DESC(gpio_tab, \
156 "Which GPIO line to use for which purpose: cal,perout,extts1,...,extts6");
157
158/* a list of clocks and a mutex to protect it */
159static LIST_HEAD(phyter_clocks);
160static DEFINE_MUTEX(phyter_clocks_lock);
161
162static void rx_timestamp_work(struct work_struct *work);
163
164/* extended register access functions */
165
166#define BROADCAST_ADDR 31
167
168static inline int broadcast_write(struct mii_bus *bus, u32 regnum, u16 val)
169{
170 return mdiobus_write(bus, BROADCAST_ADDR, regnum, val);
171}
172
173/* Caller must hold extreg_lock. */
174static int ext_read(struct phy_device *phydev, int page, u32 regnum)
175{
176 struct dp83640_private *dp83640 = phydev->priv;
177 int val;
178
179 if (dp83640->clock->page != page) {
180 broadcast_write(phydev->bus, PAGESEL, page);
181 dp83640->clock->page = page;
182 }
183 val = phy_read(phydev, regnum);
184
185 return val;
186}
187
188/* Caller must hold extreg_lock. */
189static void ext_write(int broadcast, struct phy_device *phydev,
190 int page, u32 regnum, u16 val)
191{
192 struct dp83640_private *dp83640 = phydev->priv;
193
194 if (dp83640->clock->page != page) {
195 broadcast_write(phydev->bus, PAGESEL, page);
196 dp83640->clock->page = page;
197 }
198 if (broadcast)
199 broadcast_write(phydev->bus, regnum, val);
200 else
201 phy_write(phydev, regnum, val);
202}
203
204/* Caller must hold extreg_lock. */
205static int tdr_write(int bc, struct phy_device *dev,
206 const struct timespec *ts, u16 cmd)
207{
208 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_nsec & 0xffff);/* ns[15:0] */
209 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_nsec >> 16); /* ns[31:16] */
210 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_sec & 0xffff); /* sec[15:0] */
211 ext_write(bc, dev, PAGE4, PTP_TDR, ts->tv_sec >> 16); /* sec[31:16]*/
212
213 ext_write(bc, dev, PAGE4, PTP_CTL, cmd);
214
215 return 0;
216}
217
218/* convert phy timestamps into driver timestamps */
219
220static void phy2rxts(struct phy_rxts *p, struct rxts *rxts)
221{
222 u32 sec;
223
224 sec = p->sec_lo;
225 sec |= p->sec_hi << 16;
226
227 rxts->ns = p->ns_lo;
228 rxts->ns |= (p->ns_hi & 0x3fff) << 16;
229 rxts->ns += ((u64)sec) * 1000000000ULL;
230 rxts->seqid = p->seqid;
231 rxts->msgtype = (p->msgtype >> 12) & 0xf;
232 rxts->hash = p->msgtype & 0x0fff;
233 rxts->tmo = jiffies + 2;
234}
235
236static u64 phy2txts(struct phy_txts *p)
237{
238 u64 ns;
239 u32 sec;
240
241 sec = p->sec_lo;
242 sec |= p->sec_hi << 16;
243
244 ns = p->ns_lo;
245 ns |= (p->ns_hi & 0x3fff) << 16;
246 ns += ((u64)sec) * 1000000000ULL;
247
248 return ns;
249}
250
251static void periodic_output(struct dp83640_clock *clock,
252 struct ptp_clock_request *clkreq, bool on)
253{
254 struct dp83640_private *dp83640 = clock->chosen;
255 struct phy_device *phydev = dp83640->phydev;
256 u32 sec, nsec, period;
257 u16 gpio, ptp_trig, trigger, val;
258
259 gpio = on ? gpio_tab[PEROUT_GPIO] : 0;
260 trigger = PER_TRIGGER;
261
262 ptp_trig = TRIG_WR |
263 (trigger & TRIG_CSEL_MASK) << TRIG_CSEL_SHIFT |
264 (gpio & TRIG_GPIO_MASK) << TRIG_GPIO_SHIFT |
265 TRIG_PER |
266 TRIG_PULSE;
267
268 val = (trigger & TRIG_SEL_MASK) << TRIG_SEL_SHIFT;
269
270 if (!on) {
271 val |= TRIG_DIS;
272 mutex_lock(&clock->extreg_lock);
273 ext_write(0, phydev, PAGE5, PTP_TRIG, ptp_trig);
274 ext_write(0, phydev, PAGE4, PTP_CTL, val);
275 mutex_unlock(&clock->extreg_lock);
276 return;
277 }
278
279 sec = clkreq->perout.start.sec;
280 nsec = clkreq->perout.start.nsec;
281 period = clkreq->perout.period.sec * 1000000000UL;
282 period += clkreq->perout.period.nsec;
283
284 mutex_lock(&clock->extreg_lock);
285
286 ext_write(0, phydev, PAGE5, PTP_TRIG, ptp_trig);
287
288 /*load trigger*/
289 val |= TRIG_LOAD;
290 ext_write(0, phydev, PAGE4, PTP_CTL, val);
291 ext_write(0, phydev, PAGE4, PTP_TDR, nsec & 0xffff); /* ns[15:0] */
292 ext_write(0, phydev, PAGE4, PTP_TDR, nsec >> 16); /* ns[31:16] */
293 ext_write(0, phydev, PAGE4, PTP_TDR, sec & 0xffff); /* sec[15:0] */
294 ext_write(0, phydev, PAGE4, PTP_TDR, sec >> 16); /* sec[31:16] */
295 ext_write(0, phydev, PAGE4, PTP_TDR, period & 0xffff); /* ns[15:0] */
296 ext_write(0, phydev, PAGE4, PTP_TDR, period >> 16); /* ns[31:16] */
297
298 /*enable trigger*/
299 val &= ~TRIG_LOAD;
300 val |= TRIG_EN;
301 ext_write(0, phydev, PAGE4, PTP_CTL, val);
302
303 mutex_unlock(&clock->extreg_lock);
304}
305
306/* ptp clock methods */
307
308static int ptp_dp83640_adjfreq(struct ptp_clock_info *ptp, s32 ppb)
309{
310 struct dp83640_clock *clock =
311 container_of(ptp, struct dp83640_clock, caps);
312 struct phy_device *phydev = clock->chosen->phydev;
313 u64 rate;
314 int neg_adj = 0;
315 u16 hi, lo;
316
317 if (ppb < 0) {
318 neg_adj = 1;
319 ppb = -ppb;
320 }
321 rate = ppb;
322 rate <<= 26;
323 rate = div_u64(rate, 1953125);
324
325 hi = (rate >> 16) & PTP_RATE_HI_MASK;
326 if (neg_adj)
327 hi |= PTP_RATE_DIR;
328
329 lo = rate & 0xffff;
330
331 mutex_lock(&clock->extreg_lock);
332
333 ext_write(1, phydev, PAGE4, PTP_RATEH, hi);
334 ext_write(1, phydev, PAGE4, PTP_RATEL, lo);
335
336 mutex_unlock(&clock->extreg_lock);
337
338 return 0;
339}
340
341static int ptp_dp83640_adjtime(struct ptp_clock_info *ptp, s64 delta)
342{
343 struct dp83640_clock *clock =
344 container_of(ptp, struct dp83640_clock, caps);
345 struct phy_device *phydev = clock->chosen->phydev;
346 struct timespec ts;
347 int err;
348
349 delta += ADJTIME_FIX;
350
351 ts = ns_to_timespec(delta);
352
353 mutex_lock(&clock->extreg_lock);
354
355 err = tdr_write(1, phydev, &ts, PTP_STEP_CLK);
356
357 mutex_unlock(&clock->extreg_lock);
358
359 return err;
360}
361
362static int ptp_dp83640_gettime(struct ptp_clock_info *ptp, struct timespec *ts)
363{
364 struct dp83640_clock *clock =
365 container_of(ptp, struct dp83640_clock, caps);
366 struct phy_device *phydev = clock->chosen->phydev;
367 unsigned int val[4];
368
369 mutex_lock(&clock->extreg_lock);
370
371 ext_write(0, phydev, PAGE4, PTP_CTL, PTP_RD_CLK);
372
373 val[0] = ext_read(phydev, PAGE4, PTP_TDR); /* ns[15:0] */
374 val[1] = ext_read(phydev, PAGE4, PTP_TDR); /* ns[31:16] */
375 val[2] = ext_read(phydev, PAGE4, PTP_TDR); /* sec[15:0] */
376 val[3] = ext_read(phydev, PAGE4, PTP_TDR); /* sec[31:16] */
377
378 mutex_unlock(&clock->extreg_lock);
379
380 ts->tv_nsec = val[0] | (val[1] << 16);
381 ts->tv_sec = val[2] | (val[3] << 16);
382
383 return 0;
384}
385
386static int ptp_dp83640_settime(struct ptp_clock_info *ptp,
387 const struct timespec *ts)
388{
389 struct dp83640_clock *clock =
390 container_of(ptp, struct dp83640_clock, caps);
391 struct phy_device *phydev = clock->chosen->phydev;
392 int err;
393
394 mutex_lock(&clock->extreg_lock);
395
396 err = tdr_write(1, phydev, ts, PTP_LOAD_CLK);
397
398 mutex_unlock(&clock->extreg_lock);
399
400 return err;
401}
402
403static int ptp_dp83640_enable(struct ptp_clock_info *ptp,
404 struct ptp_clock_request *rq, int on)
405{
406 struct dp83640_clock *clock =
407 container_of(ptp, struct dp83640_clock, caps);
408 struct phy_device *phydev = clock->chosen->phydev;
409 int index;
410 u16 evnt, event_num, gpio_num;
411
412 switch (rq->type) {
413 case PTP_CLK_REQ_EXTTS:
414 index = rq->extts.index;
415 if (index < 0 || index >= N_EXT_TS)
416 return -EINVAL;
417 event_num = EXT_EVENT + index;
418 evnt = EVNT_WR | (event_num & EVNT_SEL_MASK) << EVNT_SEL_SHIFT;
419 if (on) {
420 gpio_num = gpio_tab[EXTTS0_GPIO + index];
421 evnt |= (gpio_num & EVNT_GPIO_MASK) << EVNT_GPIO_SHIFT;
422 evnt |= EVNT_RISE;
423 }
424 ext_write(0, phydev, PAGE5, PTP_EVNT, evnt);
425 return 0;
426
427 case PTP_CLK_REQ_PEROUT:
428 if (rq->perout.index != 0)
429 return -EINVAL;
430 periodic_output(clock, rq, on);
431 return 0;
432
433 default:
434 break;
435 }
436
437 return -EOPNOTSUPP;
438}
439
440static u8 status_frame_dst[6] = { 0x01, 0x1B, 0x19, 0x00, 0x00, 0x00 };
441static u8 status_frame_src[6] = { 0x08, 0x00, 0x17, 0x0B, 0x6B, 0x0F };
442
443static void enable_status_frames(struct phy_device *phydev, bool on)
444{
445 u16 cfg0 = 0, ver;
446
447 if (on)
448 cfg0 = PSF_EVNT_EN | PSF_RXTS_EN | PSF_TXTS_EN | ENDIAN_FLAG;
449
450 ver = (PSF_PTPVER & VERSIONPTP_MASK) << VERSIONPTP_SHIFT;
451
452 ext_write(0, phydev, PAGE5, PSF_CFG0, cfg0);
453 ext_write(0, phydev, PAGE6, PSF_CFG1, ver);
454
455 if (!phydev->attached_dev) {
456 pr_warning("dp83640: expected to find an attached netdevice\n");
457 return;
458 }
459
460 if (on) {
461 if (dev_mc_add(phydev->attached_dev, status_frame_dst))
462 pr_warning("dp83640: failed to add mc address\n");
463 } else {
464 if (dev_mc_del(phydev->attached_dev, status_frame_dst))
465 pr_warning("dp83640: failed to delete mc address\n");
466 }
467}
468
469static bool is_status_frame(struct sk_buff *skb, int type)
470{
471 struct ethhdr *h = eth_hdr(skb);
472
473 if (PTP_CLASS_V2_L2 == type &&
474 !memcmp(h->h_source, status_frame_src, sizeof(status_frame_src)))
475 return true;
476 else
477 return false;
478}
479
480static int expired(struct rxts *rxts)
481{
482 return time_after(jiffies, rxts->tmo);
483}
484
485/* Caller must hold rx_lock. */
486static void prune_rx_ts(struct dp83640_private *dp83640)
487{
488 struct list_head *this, *next;
489 struct rxts *rxts;
490
491 list_for_each_safe(this, next, &dp83640->rxts) {
492 rxts = list_entry(this, struct rxts, list);
493 if (expired(rxts)) {
494 list_del_init(&rxts->list);
495 list_add(&rxts->list, &dp83640->rxpool);
496 }
497 }
498}
499
500/* synchronize the phyters so they act as one clock */
501
502static void enable_broadcast(struct phy_device *phydev, int init_page, int on)
503{
504 int val;
505 phy_write(phydev, PAGESEL, 0);
506 val = phy_read(phydev, PHYCR2);
507 if (on)
508 val |= BC_WRITE;
509 else
510 val &= ~BC_WRITE;
511 phy_write(phydev, PHYCR2, val);
512 phy_write(phydev, PAGESEL, init_page);
513}
514
515static void recalibrate(struct dp83640_clock *clock)
516{
517 s64 now, diff;
518 struct phy_txts event_ts;
519 struct timespec ts;
520 struct list_head *this;
521 struct dp83640_private *tmp;
522 struct phy_device *master = clock->chosen->phydev;
523 u16 cal_gpio, cfg0, evnt, ptp_trig, trigger, val;
524
525 trigger = CAL_TRIGGER;
526 cal_gpio = gpio_tab[CALIBRATE_GPIO];
527
528 mutex_lock(&clock->extreg_lock);
529
530 /*
531 * enable broadcast, disable status frames, enable ptp clock
532 */
533 list_for_each(this, &clock->phylist) {
534 tmp = list_entry(this, struct dp83640_private, list);
535 enable_broadcast(tmp->phydev, clock->page, 1);
536 tmp->cfg0 = ext_read(tmp->phydev, PAGE5, PSF_CFG0);
537 ext_write(0, tmp->phydev, PAGE5, PSF_CFG0, 0);
538 ext_write(0, tmp->phydev, PAGE4, PTP_CTL, PTP_ENABLE);
539 }
540 enable_broadcast(master, clock->page, 1);
541 cfg0 = ext_read(master, PAGE5, PSF_CFG0);
542 ext_write(0, master, PAGE5, PSF_CFG0, 0);
543 ext_write(0, master, PAGE4, PTP_CTL, PTP_ENABLE);
544
545 /*
546 * enable an event timestamp
547 */
548 evnt = EVNT_WR | EVNT_RISE | EVNT_SINGLE;
549 evnt |= (CAL_EVENT & EVNT_SEL_MASK) << EVNT_SEL_SHIFT;
550 evnt |= (cal_gpio & EVNT_GPIO_MASK) << EVNT_GPIO_SHIFT;
551
552 list_for_each(this, &clock->phylist) {
553 tmp = list_entry(this, struct dp83640_private, list);
554 ext_write(0, tmp->phydev, PAGE5, PTP_EVNT, evnt);
555 }
556 ext_write(0, master, PAGE5, PTP_EVNT, evnt);
557
558 /*
559 * configure a trigger
560 */
561 ptp_trig = TRIG_WR | TRIG_IF_LATE | TRIG_PULSE;
562 ptp_trig |= (trigger & TRIG_CSEL_MASK) << TRIG_CSEL_SHIFT;
563 ptp_trig |= (cal_gpio & TRIG_GPIO_MASK) << TRIG_GPIO_SHIFT;
564 ext_write(0, master, PAGE5, PTP_TRIG, ptp_trig);
565
566 /* load trigger */
567 val = (trigger & TRIG_SEL_MASK) << TRIG_SEL_SHIFT;
568 val |= TRIG_LOAD;
569 ext_write(0, master, PAGE4, PTP_CTL, val);
570
571 /* enable trigger */
572 val &= ~TRIG_LOAD;
573 val |= TRIG_EN;
574 ext_write(0, master, PAGE4, PTP_CTL, val);
575
576 /* disable trigger */
577 val = (trigger & TRIG_SEL_MASK) << TRIG_SEL_SHIFT;
578 val |= TRIG_DIS;
579 ext_write(0, master, PAGE4, PTP_CTL, val);
580
581 /*
582 * read out and correct offsets
583 */
584 val = ext_read(master, PAGE4, PTP_STS);
585 pr_info("master PTP_STS 0x%04hx", val);
586 val = ext_read(master, PAGE4, PTP_ESTS);
587 pr_info("master PTP_ESTS 0x%04hx", val);
588 event_ts.ns_lo = ext_read(master, PAGE4, PTP_EDATA);
589 event_ts.ns_hi = ext_read(master, PAGE4, PTP_EDATA);
590 event_ts.sec_lo = ext_read(master, PAGE4, PTP_EDATA);
591 event_ts.sec_hi = ext_read(master, PAGE4, PTP_EDATA);
592 now = phy2txts(&event_ts);
593
594 list_for_each(this, &clock->phylist) {
595 tmp = list_entry(this, struct dp83640_private, list);
596 val = ext_read(tmp->phydev, PAGE4, PTP_STS);
597 pr_info("slave PTP_STS 0x%04hx", val);
598 val = ext_read(tmp->phydev, PAGE4, PTP_ESTS);
599 pr_info("slave PTP_ESTS 0x%04hx", val);
600 event_ts.ns_lo = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
601 event_ts.ns_hi = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
602 event_ts.sec_lo = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
603 event_ts.sec_hi = ext_read(tmp->phydev, PAGE4, PTP_EDATA);
604 diff = now - (s64) phy2txts(&event_ts);
605 pr_info("slave offset %lld nanoseconds\n", diff);
606 diff += ADJTIME_FIX;
607 ts = ns_to_timespec(diff);
608 tdr_write(0, tmp->phydev, &ts, PTP_STEP_CLK);
609 }
610
611 /*
612 * restore status frames
613 */
614 list_for_each(this, &clock->phylist) {
615 tmp = list_entry(this, struct dp83640_private, list);
616 ext_write(0, tmp->phydev, PAGE5, PSF_CFG0, tmp->cfg0);
617 }
618 ext_write(0, master, PAGE5, PSF_CFG0, cfg0);
619
620 mutex_unlock(&clock->extreg_lock);
621}
622
623/* time stamping methods */
624
625static inline u16 exts_chan_to_edata(int ch)
626{
627 return 1 << ((ch + EXT_EVENT) * 2);
628}
629
630static int decode_evnt(struct dp83640_private *dp83640,
631 void *data, u16 ests)
632{
633 struct phy_txts *phy_txts;
634 struct ptp_clock_event event;
635 int i, parsed;
636 int words = (ests >> EVNT_TS_LEN_SHIFT) & EVNT_TS_LEN_MASK;
637 u16 ext_status = 0;
638
639 if (ests & MULT_EVNT) {
640 ext_status = *(u16 *) data;
641 data += sizeof(ext_status);
642 }
643
644 phy_txts = data;
645
646 switch (words) { /* fall through in every case */
647 case 3:
648 dp83640->edata.sec_hi = phy_txts->sec_hi;
649 case 2:
650 dp83640->edata.sec_lo = phy_txts->sec_lo;
651 case 1:
652 dp83640->edata.ns_hi = phy_txts->ns_hi;
653 case 0:
654 dp83640->edata.ns_lo = phy_txts->ns_lo;
655 }
656
657 if (ext_status) {
658 parsed = words + 2;
659 } else {
660 parsed = words + 1;
661 i = ((ests >> EVNT_NUM_SHIFT) & EVNT_NUM_MASK) - EXT_EVENT;
662 ext_status = exts_chan_to_edata(i);
663 }
664
665 event.type = PTP_CLOCK_EXTTS;
666 event.timestamp = phy2txts(&dp83640->edata);
667
668 for (i = 0; i < N_EXT_TS; i++) {
669 if (ext_status & exts_chan_to_edata(i)) {
670 event.index = i;
671 ptp_clock_event(dp83640->clock->ptp_clock, &event);
672 }
673 }
674
675 return parsed * sizeof(u16);
676}
677
678static void decode_rxts(struct dp83640_private *dp83640,
679 struct phy_rxts *phy_rxts)
680{
681 struct rxts *rxts;
682 unsigned long flags;
683
684 spin_lock_irqsave(&dp83640->rx_lock, flags);
685
686 prune_rx_ts(dp83640);
687
688 if (list_empty(&dp83640->rxpool)) {
689 pr_debug("dp83640: rx timestamp pool is empty\n");
690 goto out;
691 }
692 rxts = list_first_entry(&dp83640->rxpool, struct rxts, list);
693 list_del_init(&rxts->list);
694 phy2rxts(phy_rxts, rxts);
695 list_add_tail(&rxts->list, &dp83640->rxts);
696out:
697 spin_unlock_irqrestore(&dp83640->rx_lock, flags);
698}
699
700static void decode_txts(struct dp83640_private *dp83640,
701 struct phy_txts *phy_txts)
702{
703 struct skb_shared_hwtstamps shhwtstamps;
704 struct sk_buff *skb;
705 u64 ns;
706
707 /* We must already have the skb that triggered this. */
708
709 skb = skb_dequeue(&dp83640->tx_queue);
710
711 if (!skb) {
712 pr_debug("dp83640: have timestamp but tx_queue empty\n");
713 return;
714 }
715 ns = phy2txts(phy_txts);
716 memset(&shhwtstamps, 0, sizeof(shhwtstamps));
717 shhwtstamps.hwtstamp = ns_to_ktime(ns);
718 skb_complete_tx_timestamp(skb, &shhwtstamps);
719}
720
721static void decode_status_frame(struct dp83640_private *dp83640,
722 struct sk_buff *skb)
723{
724 struct phy_rxts *phy_rxts;
725 struct phy_txts *phy_txts;
726 u8 *ptr;
727 int len, size;
728 u16 ests, type;
729
730 ptr = skb->data + 2;
731
732 for (len = skb_headlen(skb) - 2; len > sizeof(type); len -= size) {
733
734 type = *(u16 *)ptr;
735 ests = type & 0x0fff;
736 type = type & 0xf000;
737 len -= sizeof(type);
738 ptr += sizeof(type);
739
740 if (PSF_RX == type && len >= sizeof(*phy_rxts)) {
741
742 phy_rxts = (struct phy_rxts *) ptr;
743 decode_rxts(dp83640, phy_rxts);
744 size = sizeof(*phy_rxts);
745
746 } else if (PSF_TX == type && len >= sizeof(*phy_txts)) {
747
748 phy_txts = (struct phy_txts *) ptr;
749 decode_txts(dp83640, phy_txts);
750 size = sizeof(*phy_txts);
751
752 } else if (PSF_EVNT == type && len >= sizeof(*phy_txts)) {
753
754 size = decode_evnt(dp83640, ptr, ests);
755
756 } else {
757 size = 0;
758 break;
759 }
760 ptr += size;
761 }
762}
763
764static int is_sync(struct sk_buff *skb, int type)
765{
766 u8 *data = skb->data, *msgtype;
767 unsigned int offset = 0;
768
769 switch (type) {
770 case PTP_CLASS_V1_IPV4:
771 case PTP_CLASS_V2_IPV4:
772 offset = ETH_HLEN + IPV4_HLEN(data) + UDP_HLEN;
773 break;
774 case PTP_CLASS_V1_IPV6:
775 case PTP_CLASS_V2_IPV6:
776 offset = OFF_PTP6;
777 break;
778 case PTP_CLASS_V2_L2:
779 offset = ETH_HLEN;
780 break;
781 case PTP_CLASS_V2_VLAN:
782 offset = ETH_HLEN + VLAN_HLEN;
783 break;
784 default:
785 return 0;
786 }
787
788 if (type & PTP_CLASS_V1)
789 offset += OFF_PTP_CONTROL;
790
791 if (skb->len < offset + 1)
792 return 0;
793
794 msgtype = data + offset;
795
796 return (*msgtype & 0xf) == 0;
797}
798
799static int match(struct sk_buff *skb, unsigned int type, struct rxts *rxts)
800{
801 u16 *seqid;
802 unsigned int offset;
803 u8 *msgtype, *data = skb_mac_header(skb);
804
805 /* check sequenceID, messageType, 12 bit hash of offset 20-29 */
806
807 switch (type) {
808 case PTP_CLASS_V1_IPV4:
809 case PTP_CLASS_V2_IPV4:
810 offset = ETH_HLEN + IPV4_HLEN(data) + UDP_HLEN;
811 break;
812 case PTP_CLASS_V1_IPV6:
813 case PTP_CLASS_V2_IPV6:
814 offset = OFF_PTP6;
815 break;
816 case PTP_CLASS_V2_L2:
817 offset = ETH_HLEN;
818 break;
819 case PTP_CLASS_V2_VLAN:
820 offset = ETH_HLEN + VLAN_HLEN;
821 break;
822 default:
823 return 0;
824 }
825
826 if (skb->len + ETH_HLEN < offset + OFF_PTP_SEQUENCE_ID + sizeof(*seqid))
827 return 0;
828
829 if (unlikely(type & PTP_CLASS_V1))
830 msgtype = data + offset + OFF_PTP_CONTROL;
831 else
832 msgtype = data + offset;
833
834 seqid = (u16 *)(data + offset + OFF_PTP_SEQUENCE_ID);
835
836 return (rxts->msgtype == (*msgtype & 0xf) &&
837 rxts->seqid == ntohs(*seqid));
838}
839
840static void dp83640_free_clocks(void)
841{
842 struct dp83640_clock *clock;
843 struct list_head *this, *next;
844
845 mutex_lock(&phyter_clocks_lock);
846
847 list_for_each_safe(this, next, &phyter_clocks) {
848 clock = list_entry(this, struct dp83640_clock, list);
849 if (!list_empty(&clock->phylist)) {
850 pr_warning("phy list non-empty while unloading");
851 BUG();
852 }
853 list_del(&clock->list);
854 mutex_destroy(&clock->extreg_lock);
855 mutex_destroy(&clock->clock_lock);
856 put_device(&clock->bus->dev);
857 kfree(clock);
858 }
859
860 mutex_unlock(&phyter_clocks_lock);
861}
862
863static void dp83640_clock_init(struct dp83640_clock *clock, struct mii_bus *bus)
864{
865 INIT_LIST_HEAD(&clock->list);
866 clock->bus = bus;
867 mutex_init(&clock->extreg_lock);
868 mutex_init(&clock->clock_lock);
869 INIT_LIST_HEAD(&clock->phylist);
870 clock->caps.owner = THIS_MODULE;
871 sprintf(clock->caps.name, "dp83640 timer");
872 clock->caps.max_adj = 1953124;
873 clock->caps.n_alarm = 0;
874 clock->caps.n_ext_ts = N_EXT_TS;
875 clock->caps.n_per_out = 1;
876 clock->caps.pps = 0;
877 clock->caps.adjfreq = ptp_dp83640_adjfreq;
878 clock->caps.adjtime = ptp_dp83640_adjtime;
879 clock->caps.gettime = ptp_dp83640_gettime;
880 clock->caps.settime = ptp_dp83640_settime;
881 clock->caps.enable = ptp_dp83640_enable;
882 /*
883 * Get a reference to this bus instance.
884 */
885 get_device(&bus->dev);
886}
887
888static int choose_this_phy(struct dp83640_clock *clock,
889 struct phy_device *phydev)
890{
891 if (chosen_phy == -1 && !clock->chosen)
892 return 1;
893
894 if (chosen_phy == phydev->addr)
895 return 1;
896
897 return 0;
898}
899
900static struct dp83640_clock *dp83640_clock_get(struct dp83640_clock *clock)
901{
902 if (clock)
903 mutex_lock(&clock->clock_lock);
904 return clock;
905}
906
907/*
908 * Look up and lock a clock by bus instance.
909 * If there is no clock for this bus, then create it first.
910 */
911static struct dp83640_clock *dp83640_clock_get_bus(struct mii_bus *bus)
912{
913 struct dp83640_clock *clock = NULL, *tmp;
914 struct list_head *this;
915
916 mutex_lock(&phyter_clocks_lock);
917
918 list_for_each(this, &phyter_clocks) {
919 tmp = list_entry(this, struct dp83640_clock, list);
920 if (tmp->bus == bus) {
921 clock = tmp;
922 break;
923 }
924 }
925 if (clock)
926 goto out;
927
928 clock = kzalloc(sizeof(struct dp83640_clock), GFP_KERNEL);
929 if (!clock)
930 goto out;
931
932 dp83640_clock_init(clock, bus);
933 list_add_tail(&phyter_clocks, &clock->list);
934out:
935 mutex_unlock(&phyter_clocks_lock);
936
937 return dp83640_clock_get(clock);
938}
939
940static void dp83640_clock_put(struct dp83640_clock *clock)
941{
942 mutex_unlock(&clock->clock_lock);
943}
944
945static int dp83640_probe(struct phy_device *phydev)
946{
947 struct dp83640_clock *clock;
948 struct dp83640_private *dp83640;
949 int err = -ENOMEM, i;
950
951 if (phydev->addr == BROADCAST_ADDR)
952 return 0;
953
954 clock = dp83640_clock_get_bus(phydev->bus);
955 if (!clock)
956 goto no_clock;
957
958 dp83640 = kzalloc(sizeof(struct dp83640_private), GFP_KERNEL);
959 if (!dp83640)
960 goto no_memory;
961
962 dp83640->phydev = phydev;
963 INIT_WORK(&dp83640->ts_work, rx_timestamp_work);
964
965 INIT_LIST_HEAD(&dp83640->rxts);
966 INIT_LIST_HEAD(&dp83640->rxpool);
967 for (i = 0; i < MAX_RXTS; i++)
968 list_add(&dp83640->rx_pool_data[i].list, &dp83640->rxpool);
969
970 phydev->priv = dp83640;
971
972 spin_lock_init(&dp83640->rx_lock);
973 skb_queue_head_init(&dp83640->rx_queue);
974 skb_queue_head_init(&dp83640->tx_queue);
975
976 dp83640->clock = clock;
977
978 if (choose_this_phy(clock, phydev)) {
979 clock->chosen = dp83640;
980 clock->ptp_clock = ptp_clock_register(&clock->caps);
981 if (IS_ERR(clock->ptp_clock)) {
982 err = PTR_ERR(clock->ptp_clock);
983 goto no_register;
984 }
985 } else
986 list_add_tail(&dp83640->list, &clock->phylist);
987
988 if (clock->chosen && !list_empty(&clock->phylist))
989 recalibrate(clock);
990 else
991 enable_broadcast(dp83640->phydev, clock->page, 1);
992
993 dp83640_clock_put(clock);
994 return 0;
995
996no_register:
997 clock->chosen = NULL;
998 kfree(dp83640);
999no_memory:
1000 dp83640_clock_put(clock);
1001no_clock:
1002 return err;
1003}
1004
1005static void dp83640_remove(struct phy_device *phydev)
1006{
1007 struct dp83640_clock *clock;
1008 struct list_head *this, *next;
1009 struct dp83640_private *tmp, *dp83640 = phydev->priv;
1010 struct sk_buff *skb;
1011
1012 if (phydev->addr == BROADCAST_ADDR)
1013 return;
1014
1015 enable_status_frames(phydev, false);
1016 cancel_work_sync(&dp83640->ts_work);
1017
1018 while ((skb = skb_dequeue(&dp83640->rx_queue)) != NULL)
1019 kfree_skb(skb);
1020
1021 while ((skb = skb_dequeue(&dp83640->tx_queue)) != NULL)
1022 skb_complete_tx_timestamp(skb, NULL);
1023
1024 clock = dp83640_clock_get(dp83640->clock);
1025
1026 if (dp83640 == clock->chosen) {
1027 ptp_clock_unregister(clock->ptp_clock);
1028 clock->chosen = NULL;
1029 } else {
1030 list_for_each_safe(this, next, &clock->phylist) {
1031 tmp = list_entry(this, struct dp83640_private, list);
1032 if (tmp == dp83640) {
1033 list_del_init(&tmp->list);
1034 break;
1035 }
1036 }
1037 }
1038
1039 dp83640_clock_put(clock);
1040 kfree(dp83640);
1041}
1042
1043static int dp83640_hwtstamp(struct phy_device *phydev, struct ifreq *ifr)
1044{
1045 struct dp83640_private *dp83640 = phydev->priv;
1046 struct hwtstamp_config cfg;
1047 u16 txcfg0, rxcfg0;
1048
1049 if (copy_from_user(&cfg, ifr->ifr_data, sizeof(cfg)))
1050 return -EFAULT;
1051
1052 if (cfg.flags) /* reserved for future extensions */
1053 return -EINVAL;
1054
1055 if (cfg.tx_type < 0 || cfg.tx_type > HWTSTAMP_TX_ONESTEP_SYNC)
1056 return -ERANGE;
1057
1058 dp83640->hwts_tx_en = cfg.tx_type;
1059
1060 switch (cfg.rx_filter) {
1061 case HWTSTAMP_FILTER_NONE:
1062 dp83640->hwts_rx_en = 0;
1063 dp83640->layer = 0;
1064 dp83640->version = 0;
1065 break;
1066 case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
1067 case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
1068 case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
1069 dp83640->hwts_rx_en = 1;
1070 dp83640->layer = LAYER4;
1071 dp83640->version = 1;
1072 break;
1073 case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
1074 case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
1075 case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
1076 dp83640->hwts_rx_en = 1;
1077 dp83640->layer = LAYER4;
1078 dp83640->version = 2;
1079 break;
1080 case HWTSTAMP_FILTER_PTP_V2_L2_EVENT:
1081 case HWTSTAMP_FILTER_PTP_V2_L2_SYNC:
1082 case HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ:
1083 dp83640->hwts_rx_en = 1;
1084 dp83640->layer = LAYER2;
1085 dp83640->version = 2;
1086 break;
1087 case HWTSTAMP_FILTER_PTP_V2_EVENT:
1088 case HWTSTAMP_FILTER_PTP_V2_SYNC:
1089 case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
1090 dp83640->hwts_rx_en = 1;
1091 dp83640->layer = LAYER4|LAYER2;
1092 dp83640->version = 2;
1093 break;
1094 default:
1095 return -ERANGE;
1096 }
1097
1098 txcfg0 = (dp83640->version & TX_PTP_VER_MASK) << TX_PTP_VER_SHIFT;
1099 rxcfg0 = (dp83640->version & TX_PTP_VER_MASK) << TX_PTP_VER_SHIFT;
1100
1101 if (dp83640->layer & LAYER2) {
1102 txcfg0 |= TX_L2_EN;
1103 rxcfg0 |= RX_L2_EN;
1104 }
1105 if (dp83640->layer & LAYER4) {
1106 txcfg0 |= TX_IPV6_EN | TX_IPV4_EN;
1107 rxcfg0 |= RX_IPV6_EN | RX_IPV4_EN;
1108 }
1109
1110 if (dp83640->hwts_tx_en)
1111 txcfg0 |= TX_TS_EN;
1112
1113 if (dp83640->hwts_tx_en == HWTSTAMP_TX_ONESTEP_SYNC)
1114 txcfg0 |= SYNC_1STEP | CHK_1STEP;
1115
1116 if (dp83640->hwts_rx_en)
1117 rxcfg0 |= RX_TS_EN;
1118
1119 mutex_lock(&dp83640->clock->extreg_lock);
1120
1121 if (dp83640->hwts_tx_en || dp83640->hwts_rx_en) {
1122 enable_status_frames(phydev, true);
1123 ext_write(0, phydev, PAGE4, PTP_CTL, PTP_ENABLE);
1124 }
1125
1126 ext_write(0, phydev, PAGE5, PTP_TXCFG0, txcfg0);
1127 ext_write(0, phydev, PAGE5, PTP_RXCFG0, rxcfg0);
1128
1129 mutex_unlock(&dp83640->clock->extreg_lock);
1130
1131 return copy_to_user(ifr->ifr_data, &cfg, sizeof(cfg)) ? -EFAULT : 0;
1132}
1133
1134static void rx_timestamp_work(struct work_struct *work)
1135{
1136 struct dp83640_private *dp83640 =
1137 container_of(work, struct dp83640_private, ts_work);
1138 struct list_head *this, *next;
1139 struct rxts *rxts;
1140 struct skb_shared_hwtstamps *shhwtstamps;
1141 struct sk_buff *skb;
1142 unsigned int type;
1143 unsigned long flags;
1144
1145 /* Deliver each deferred packet, with or without a time stamp. */
1146
1147 while ((skb = skb_dequeue(&dp83640->rx_queue)) != NULL) {
1148 type = SKB_PTP_TYPE(skb);
1149 spin_lock_irqsave(&dp83640->rx_lock, flags);
1150 list_for_each_safe(this, next, &dp83640->rxts) {
1151 rxts = list_entry(this, struct rxts, list);
1152 if (match(skb, type, rxts)) {
1153 shhwtstamps = skb_hwtstamps(skb);
1154 memset(shhwtstamps, 0, sizeof(*shhwtstamps));
1155 shhwtstamps->hwtstamp = ns_to_ktime(rxts->ns);
1156 list_del_init(&rxts->list);
1157 list_add(&rxts->list, &dp83640->rxpool);
1158 break;
1159 }
1160 }
1161 spin_unlock_irqrestore(&dp83640->rx_lock, flags);
1162 netif_rx_ni(skb);
1163 }
1164
1165 /* Clear out expired time stamps. */
1166
1167 spin_lock_irqsave(&dp83640->rx_lock, flags);
1168 prune_rx_ts(dp83640);
1169 spin_unlock_irqrestore(&dp83640->rx_lock, flags);
1170}
1171
1172static bool dp83640_rxtstamp(struct phy_device *phydev,
1173 struct sk_buff *skb, int type)
1174{
1175 struct dp83640_private *dp83640 = phydev->priv;
1176
1177 if (!dp83640->hwts_rx_en)
1178 return false;
1179
1180 if (is_status_frame(skb, type)) {
1181 decode_status_frame(dp83640, skb);
1182 kfree_skb(skb);
1183 return true;
1184 }
1185
1186 SKB_PTP_TYPE(skb) = type;
1187 skb_queue_tail(&dp83640->rx_queue, skb);
1188 schedule_work(&dp83640->ts_work);
1189
1190 return true;
1191}
1192
1193static void dp83640_txtstamp(struct phy_device *phydev,
1194 struct sk_buff *skb, int type)
1195{
1196 struct dp83640_private *dp83640 = phydev->priv;
1197
1198 switch (dp83640->hwts_tx_en) {
1199
1200 case HWTSTAMP_TX_ONESTEP_SYNC:
1201 if (is_sync(skb, type)) {
1202 skb_complete_tx_timestamp(skb, NULL);
1203 return;
1204 }
1205 /* fall through */
1206 case HWTSTAMP_TX_ON:
1207 skb_queue_tail(&dp83640->tx_queue, skb);
1208 schedule_work(&dp83640->ts_work);
1209 break;
1210
1211 case HWTSTAMP_TX_OFF:
1212 default:
1213 skb_complete_tx_timestamp(skb, NULL);
1214 break;
1215 }
1216}
1217
1218static int dp83640_ts_info(struct phy_device *dev, struct ethtool_ts_info *info)
1219{
1220 struct dp83640_private *dp83640 = dev->priv;
1221
1222 info->so_timestamping =
1223 SOF_TIMESTAMPING_TX_HARDWARE |
1224 SOF_TIMESTAMPING_RX_HARDWARE |
1225 SOF_TIMESTAMPING_RAW_HARDWARE;
1226 info->phc_index = ptp_clock_index(dp83640->clock->ptp_clock);
1227 info->tx_types =
1228 (1 << HWTSTAMP_TX_OFF) |
1229 (1 << HWTSTAMP_TX_ON) |
1230 (1 << HWTSTAMP_TX_ONESTEP_SYNC);
1231 info->rx_filters =
1232 (1 << HWTSTAMP_FILTER_NONE) |
1233 (1 << HWTSTAMP_FILTER_PTP_V1_L4_EVENT) |
1234 (1 << HWTSTAMP_FILTER_PTP_V1_L4_SYNC) |
1235 (1 << HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ) |
1236 (1 << HWTSTAMP_FILTER_PTP_V2_L4_EVENT) |
1237 (1 << HWTSTAMP_FILTER_PTP_V2_L4_SYNC) |
1238 (1 << HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ) |
1239 (1 << HWTSTAMP_FILTER_PTP_V2_L2_EVENT) |
1240 (1 << HWTSTAMP_FILTER_PTP_V2_L2_SYNC) |
1241 (1 << HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ) |
1242 (1 << HWTSTAMP_FILTER_PTP_V2_EVENT) |
1243 (1 << HWTSTAMP_FILTER_PTP_V2_SYNC) |
1244 (1 << HWTSTAMP_FILTER_PTP_V2_DELAY_REQ);
1245 return 0;
1246}
1247
1248static struct phy_driver dp83640_driver = {
1249 .phy_id = DP83640_PHY_ID,
1250 .phy_id_mask = 0xfffffff0,
1251 .name = "NatSemi DP83640",
1252 .features = PHY_BASIC_FEATURES,
1253 .flags = 0,
1254 .probe = dp83640_probe,
1255 .remove = dp83640_remove,
1256 .config_aneg = genphy_config_aneg,
1257 .read_status = genphy_read_status,
1258 .ts_info = dp83640_ts_info,
1259 .hwtstamp = dp83640_hwtstamp,
1260 .rxtstamp = dp83640_rxtstamp,
1261 .txtstamp = dp83640_txtstamp,
1262 .driver = {.owner = THIS_MODULE,}
1263};
1264
1265static int __init dp83640_init(void)
1266{
1267 return phy_driver_register(&dp83640_driver);
1268}
1269
1270static void __exit dp83640_exit(void)
1271{
1272 dp83640_free_clocks();
1273 phy_driver_unregister(&dp83640_driver);
1274}
1275
1276MODULE_DESCRIPTION("National Semiconductor DP83640 PHY driver");
1277MODULE_AUTHOR("Richard Cochran <richardcochran@gmail.at>");
1278MODULE_LICENSE("GPL");
1279
1280module_init(dp83640_init);
1281module_exit(dp83640_exit);
1282
1283static struct mdio_device_id __maybe_unused dp83640_tbl[] = {
1284 { DP83640_PHY_ID, 0xfffffff0 },
1285 { }
1286};
1287
1288MODULE_DEVICE_TABLE(mdio, dp83640_tbl);