Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Based on drivers/serial/8250.c by Russell King.
4 *
5 * Author: Nicolas Pitre
6 * Created: Feb 20, 2003
7 * Copyright: (C) 2003 Monta Vista Software, Inc.
8 *
9 * Note 1: This driver is made separate from the already too overloaded
10 * 8250.c because it needs some kirks of its own and that'll make it
11 * easier to add DMA support.
12 *
13 * Note 2: I'm too sick of device allocation policies for serial ports.
14 * If someone else wants to request an "official" allocation of major/minor
15 * for this driver please be my guest. And don't forget that new hardware
16 * to come from Intel might have more than 3 or 4 of those UARTs. Let's
17 * hope for a better port registration and dynamic device allocation scheme
18 * with the serial core maintainer satisfaction to appear soon.
19 */
20
21
22#include <linux/ioport.h>
23#include <linux/init.h>
24#include <linux/console.h>
25#include <linux/sysrq.h>
26#include <linux/serial.h>
27#include <linux/serial_reg.h>
28#include <linux/circ_buf.h>
29#include <linux/delay.h>
30#include <linux/interrupt.h>
31#include <linux/of.h>
32#include <linux/platform_device.h>
33#include <linux/tty.h>
34#include <linux/tty_flip.h>
35#include <linux/serial_core.h>
36#include <linux/clk.h>
37#include <linux/io.h>
38#include <linux/slab.h>
39
40#define PXA_NAME_LEN 8
41
42struct uart_pxa_port {
43 struct uart_port port;
44 unsigned char ier;
45 unsigned char lcr;
46 unsigned char mcr;
47 unsigned int lsr_break_flag;
48 struct clk *clk;
49 char name[PXA_NAME_LEN];
50};
51
52static inline unsigned int serial_in(struct uart_pxa_port *up, int offset)
53{
54 offset <<= 2;
55 return readl(up->port.membase + offset);
56}
57
58static inline void serial_out(struct uart_pxa_port *up, int offset, int value)
59{
60 offset <<= 2;
61 writel(value, up->port.membase + offset);
62}
63
64static void serial_pxa_enable_ms(struct uart_port *port)
65{
66 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
67
68 up->ier |= UART_IER_MSI;
69 serial_out(up, UART_IER, up->ier);
70}
71
72static void serial_pxa_stop_tx(struct uart_port *port)
73{
74 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
75
76 if (up->ier & UART_IER_THRI) {
77 up->ier &= ~UART_IER_THRI;
78 serial_out(up, UART_IER, up->ier);
79 }
80}
81
82static void serial_pxa_stop_rx(struct uart_port *port)
83{
84 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
85
86 up->ier &= ~UART_IER_RLSI;
87 up->port.read_status_mask &= ~UART_LSR_DR;
88 serial_out(up, UART_IER, up->ier);
89}
90
91static inline void receive_chars(struct uart_pxa_port *up, int *status)
92{
93 u8 ch, flag;
94 int max_count = 256;
95
96 do {
97 /* work around Errata #20 according to
98 * Intel(R) PXA27x Processor Family
99 * Specification Update (May 2005)
100 *
101 * Step 2
102 * Disable the Reciever Time Out Interrupt via IER[RTOEI]
103 */
104 up->ier &= ~UART_IER_RTOIE;
105 serial_out(up, UART_IER, up->ier);
106
107 ch = serial_in(up, UART_RX);
108 flag = TTY_NORMAL;
109 up->port.icount.rx++;
110
111 if (unlikely(*status & (UART_LSR_BI | UART_LSR_PE |
112 UART_LSR_FE | UART_LSR_OE))) {
113 /*
114 * For statistics only
115 */
116 if (*status & UART_LSR_BI) {
117 *status &= ~(UART_LSR_FE | UART_LSR_PE);
118 up->port.icount.brk++;
119 /*
120 * We do the SysRQ and SAK checking
121 * here because otherwise the break
122 * may get masked by ignore_status_mask
123 * or read_status_mask.
124 */
125 if (uart_handle_break(&up->port))
126 goto ignore_char;
127 } else if (*status & UART_LSR_PE)
128 up->port.icount.parity++;
129 else if (*status & UART_LSR_FE)
130 up->port.icount.frame++;
131 if (*status & UART_LSR_OE)
132 up->port.icount.overrun++;
133
134 /*
135 * Mask off conditions which should be ignored.
136 */
137 *status &= up->port.read_status_mask;
138
139#ifdef CONFIG_SERIAL_PXA_CONSOLE
140 if (up->port.line == up->port.cons->index) {
141 /* Recover the break flag from console xmit */
142 *status |= up->lsr_break_flag;
143 up->lsr_break_flag = 0;
144 }
145#endif
146 if (*status & UART_LSR_BI) {
147 flag = TTY_BREAK;
148 } else if (*status & UART_LSR_PE)
149 flag = TTY_PARITY;
150 else if (*status & UART_LSR_FE)
151 flag = TTY_FRAME;
152 }
153
154 if (uart_handle_sysrq_char(&up->port, ch))
155 goto ignore_char;
156
157 uart_insert_char(&up->port, *status, UART_LSR_OE, ch, flag);
158
159 ignore_char:
160 *status = serial_in(up, UART_LSR);
161 } while ((*status & UART_LSR_DR) && (max_count-- > 0));
162 tty_flip_buffer_push(&up->port.state->port);
163
164 /* work around Errata #20 according to
165 * Intel(R) PXA27x Processor Family
166 * Specification Update (May 2005)
167 *
168 * Step 6:
169 * No more data in FIFO: Re-enable RTO interrupt via IER[RTOIE]
170 */
171 up->ier |= UART_IER_RTOIE;
172 serial_out(up, UART_IER, up->ier);
173}
174
175static void transmit_chars(struct uart_pxa_port *up)
176{
177 u8 ch;
178
179 uart_port_tx_limited(&up->port, ch, up->port.fifosize / 2,
180 true,
181 serial_out(up, UART_TX, ch),
182 ({}));
183}
184
185static void serial_pxa_start_tx(struct uart_port *port)
186{
187 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
188
189 if (!(up->ier & UART_IER_THRI)) {
190 up->ier |= UART_IER_THRI;
191 serial_out(up, UART_IER, up->ier);
192 }
193}
194
195/* should hold up->port.lock */
196static inline void check_modem_status(struct uart_pxa_port *up)
197{
198 int status;
199
200 status = serial_in(up, UART_MSR);
201
202 if ((status & UART_MSR_ANY_DELTA) == 0)
203 return;
204
205 if (status & UART_MSR_TERI)
206 up->port.icount.rng++;
207 if (status & UART_MSR_DDSR)
208 up->port.icount.dsr++;
209 if (status & UART_MSR_DDCD)
210 uart_handle_dcd_change(&up->port, status & UART_MSR_DCD);
211 if (status & UART_MSR_DCTS)
212 uart_handle_cts_change(&up->port, status & UART_MSR_CTS);
213
214 wake_up_interruptible(&up->port.state->port.delta_msr_wait);
215}
216
217/*
218 * This handles the interrupt from one port.
219 */
220static inline irqreturn_t serial_pxa_irq(int irq, void *dev_id)
221{
222 struct uart_pxa_port *up = dev_id;
223 unsigned int iir, lsr;
224
225 iir = serial_in(up, UART_IIR);
226 if (iir & UART_IIR_NO_INT)
227 return IRQ_NONE;
228 uart_port_lock(&up->port);
229 lsr = serial_in(up, UART_LSR);
230 if (lsr & UART_LSR_DR)
231 receive_chars(up, &lsr);
232 check_modem_status(up);
233 if (lsr & UART_LSR_THRE)
234 transmit_chars(up);
235 uart_port_unlock(&up->port);
236 return IRQ_HANDLED;
237}
238
239static unsigned int serial_pxa_tx_empty(struct uart_port *port)
240{
241 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
242 unsigned long flags;
243 unsigned int ret;
244
245 uart_port_lock_irqsave(&up->port, &flags);
246 ret = serial_in(up, UART_LSR) & UART_LSR_TEMT ? TIOCSER_TEMT : 0;
247 uart_port_unlock_irqrestore(&up->port, flags);
248
249 return ret;
250}
251
252static unsigned int serial_pxa_get_mctrl(struct uart_port *port)
253{
254 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
255 unsigned char status;
256 unsigned int ret;
257
258 status = serial_in(up, UART_MSR);
259
260 ret = 0;
261 if (status & UART_MSR_DCD)
262 ret |= TIOCM_CAR;
263 if (status & UART_MSR_RI)
264 ret |= TIOCM_RNG;
265 if (status & UART_MSR_DSR)
266 ret |= TIOCM_DSR;
267 if (status & UART_MSR_CTS)
268 ret |= TIOCM_CTS;
269 return ret;
270}
271
272static void serial_pxa_set_mctrl(struct uart_port *port, unsigned int mctrl)
273{
274 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
275 unsigned char mcr = 0;
276
277 if (mctrl & TIOCM_RTS)
278 mcr |= UART_MCR_RTS;
279 if (mctrl & TIOCM_DTR)
280 mcr |= UART_MCR_DTR;
281 if (mctrl & TIOCM_OUT1)
282 mcr |= UART_MCR_OUT1;
283 if (mctrl & TIOCM_OUT2)
284 mcr |= UART_MCR_OUT2;
285 if (mctrl & TIOCM_LOOP)
286 mcr |= UART_MCR_LOOP;
287
288 mcr |= up->mcr;
289
290 serial_out(up, UART_MCR, mcr);
291}
292
293static void serial_pxa_break_ctl(struct uart_port *port, int break_state)
294{
295 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
296 unsigned long flags;
297
298 uart_port_lock_irqsave(&up->port, &flags);
299 if (break_state == -1)
300 up->lcr |= UART_LCR_SBC;
301 else
302 up->lcr &= ~UART_LCR_SBC;
303 serial_out(up, UART_LCR, up->lcr);
304 uart_port_unlock_irqrestore(&up->port, flags);
305}
306
307static int serial_pxa_startup(struct uart_port *port)
308{
309 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
310 unsigned long flags;
311 int retval;
312
313 if (port->line == 3) /* HWUART */
314 up->mcr |= UART_MCR_AFE;
315 else
316 up->mcr = 0;
317
318 up->port.uartclk = clk_get_rate(up->clk);
319
320 /*
321 * Allocate the IRQ
322 */
323 retval = request_irq(up->port.irq, serial_pxa_irq, 0, up->name, up);
324 if (retval)
325 return retval;
326
327 /*
328 * Clear the FIFO buffers and disable them.
329 * (they will be reenabled in set_termios())
330 */
331 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO);
332 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
333 UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
334 serial_out(up, UART_FCR, 0);
335
336 /*
337 * Clear the interrupt registers.
338 */
339 (void) serial_in(up, UART_LSR);
340 (void) serial_in(up, UART_RX);
341 (void) serial_in(up, UART_IIR);
342 (void) serial_in(up, UART_MSR);
343
344 /*
345 * Now, initialize the UART
346 */
347 serial_out(up, UART_LCR, UART_LCR_WLEN8);
348
349 uart_port_lock_irqsave(&up->port, &flags);
350 up->port.mctrl |= TIOCM_OUT2;
351 serial_pxa_set_mctrl(&up->port, up->port.mctrl);
352 uart_port_unlock_irqrestore(&up->port, flags);
353
354 /*
355 * Finally, enable interrupts. Note: Modem status interrupts
356 * are set via set_termios(), which will be occurring imminently
357 * anyway, so we don't enable them here.
358 */
359 up->ier = UART_IER_RLSI | UART_IER_RDI | UART_IER_RTOIE | UART_IER_UUE;
360 serial_out(up, UART_IER, up->ier);
361
362 /*
363 * And clear the interrupt registers again for luck.
364 */
365 (void) serial_in(up, UART_LSR);
366 (void) serial_in(up, UART_RX);
367 (void) serial_in(up, UART_IIR);
368 (void) serial_in(up, UART_MSR);
369
370 return 0;
371}
372
373static void serial_pxa_shutdown(struct uart_port *port)
374{
375 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
376 unsigned long flags;
377
378 free_irq(up->port.irq, up);
379
380 /*
381 * Disable interrupts from this port
382 */
383 up->ier = 0;
384 serial_out(up, UART_IER, 0);
385
386 uart_port_lock_irqsave(&up->port, &flags);
387 up->port.mctrl &= ~TIOCM_OUT2;
388 serial_pxa_set_mctrl(&up->port, up->port.mctrl);
389 uart_port_unlock_irqrestore(&up->port, flags);
390
391 /*
392 * Disable break condition and FIFOs
393 */
394 serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC);
395 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
396 UART_FCR_CLEAR_RCVR |
397 UART_FCR_CLEAR_XMIT);
398 serial_out(up, UART_FCR, 0);
399}
400
401static void
402serial_pxa_set_termios(struct uart_port *port, struct ktermios *termios,
403 const struct ktermios *old)
404{
405 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
406 unsigned char cval, fcr = 0;
407 unsigned long flags;
408 unsigned int baud, quot;
409 unsigned int dll;
410
411 cval = UART_LCR_WLEN(tty_get_char_size(termios->c_cflag));
412
413 if (termios->c_cflag & CSTOPB)
414 cval |= UART_LCR_STOP;
415 if (termios->c_cflag & PARENB)
416 cval |= UART_LCR_PARITY;
417 if (!(termios->c_cflag & PARODD))
418 cval |= UART_LCR_EPAR;
419
420 /*
421 * Ask the core to calculate the divisor for us.
422 */
423 baud = uart_get_baud_rate(port, termios, old, 0, port->uartclk/16);
424 quot = uart_get_divisor(port, baud);
425
426 if ((up->port.uartclk / quot) < (2400 * 16))
427 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR1;
428 else if ((up->port.uartclk / quot) < (230400 * 16))
429 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR8;
430 else
431 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR32;
432
433 /*
434 * Ok, we're now changing the port state. Do it with
435 * interrupts disabled.
436 */
437 uart_port_lock_irqsave(&up->port, &flags);
438
439 /*
440 * Ensure the port will be enabled.
441 * This is required especially for serial console.
442 */
443 up->ier |= UART_IER_UUE;
444
445 /*
446 * Update the per-port timeout.
447 */
448 uart_update_timeout(port, termios->c_cflag, baud);
449
450 up->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
451 if (termios->c_iflag & INPCK)
452 up->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE;
453 if (termios->c_iflag & (IGNBRK | BRKINT | PARMRK))
454 up->port.read_status_mask |= UART_LSR_BI;
455
456 /*
457 * Characters to ignore
458 */
459 up->port.ignore_status_mask = 0;
460 if (termios->c_iflag & IGNPAR)
461 up->port.ignore_status_mask |= UART_LSR_PE | UART_LSR_FE;
462 if (termios->c_iflag & IGNBRK) {
463 up->port.ignore_status_mask |= UART_LSR_BI;
464 /*
465 * If we're ignoring parity and break indicators,
466 * ignore overruns too (for real raw support).
467 */
468 if (termios->c_iflag & IGNPAR)
469 up->port.ignore_status_mask |= UART_LSR_OE;
470 }
471
472 /*
473 * ignore all characters if CREAD is not set
474 */
475 if ((termios->c_cflag & CREAD) == 0)
476 up->port.ignore_status_mask |= UART_LSR_DR;
477
478 /*
479 * CTS flow control flag and modem status interrupts
480 */
481 up->ier &= ~UART_IER_MSI;
482 if (UART_ENABLE_MS(&up->port, termios->c_cflag))
483 up->ier |= UART_IER_MSI;
484
485 serial_out(up, UART_IER, up->ier);
486
487 if (termios->c_cflag & CRTSCTS)
488 up->mcr |= UART_MCR_AFE;
489 else
490 up->mcr &= ~UART_MCR_AFE;
491
492 serial_out(up, UART_LCR, cval | UART_LCR_DLAB); /* set DLAB */
493 serial_out(up, UART_DLL, quot & 0xff); /* LS of divisor */
494
495 /*
496 * work around Errata #75 according to Intel(R) PXA27x Processor Family
497 * Specification Update (Nov 2005)
498 */
499 dll = serial_in(up, UART_DLL);
500 WARN_ON(dll != (quot & 0xff));
501
502 serial_out(up, UART_DLM, quot >> 8); /* MS of divisor */
503 serial_out(up, UART_LCR, cval); /* reset DLAB */
504 up->lcr = cval; /* Save LCR */
505 serial_pxa_set_mctrl(&up->port, up->port.mctrl);
506 serial_out(up, UART_FCR, fcr);
507 uart_port_unlock_irqrestore(&up->port, flags);
508}
509
510static void
511serial_pxa_pm(struct uart_port *port, unsigned int state,
512 unsigned int oldstate)
513{
514 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
515
516 if (!state)
517 clk_prepare_enable(up->clk);
518 else
519 clk_disable_unprepare(up->clk);
520}
521
522static void serial_pxa_release_port(struct uart_port *port)
523{
524}
525
526static int serial_pxa_request_port(struct uart_port *port)
527{
528 return 0;
529}
530
531static void serial_pxa_config_port(struct uart_port *port, int flags)
532{
533 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
534 up->port.type = PORT_PXA;
535}
536
537static int
538serial_pxa_verify_port(struct uart_port *port, struct serial_struct *ser)
539{
540 /* we don't want the core code to modify any port params */
541 return -EINVAL;
542}
543
544static const char *
545serial_pxa_type(struct uart_port *port)
546{
547 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
548 return up->name;
549}
550
551static struct uart_pxa_port *serial_pxa_ports[4];
552static struct uart_driver serial_pxa_reg;
553
554#ifdef CONFIG_SERIAL_PXA_CONSOLE
555
556/*
557 * Wait for transmitter & holding register to empty
558 */
559static void wait_for_xmitr(struct uart_pxa_port *up)
560{
561 unsigned int status, tmout = 10000;
562
563 /* Wait up to 10ms for the character(s) to be sent. */
564 do {
565 status = serial_in(up, UART_LSR);
566
567 if (status & UART_LSR_BI)
568 up->lsr_break_flag = UART_LSR_BI;
569
570 if (--tmout == 0)
571 break;
572 udelay(1);
573 } while (!uart_lsr_tx_empty(status));
574
575 /* Wait up to 1s for flow control if necessary */
576 if (up->port.flags & UPF_CONS_FLOW) {
577 tmout = 1000000;
578 while (--tmout &&
579 ((serial_in(up, UART_MSR) & UART_MSR_CTS) == 0))
580 udelay(1);
581 }
582}
583
584static void serial_pxa_console_putchar(struct uart_port *port, unsigned char ch)
585{
586 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
587
588 wait_for_xmitr(up);
589 serial_out(up, UART_TX, ch);
590}
591
592/*
593 * Print a string to the serial port trying not to disturb
594 * any possible real use of the port...
595 *
596 * The console_lock must be held when we get here.
597 */
598static void
599serial_pxa_console_write(struct console *co, const char *s, unsigned int count)
600{
601 struct uart_pxa_port *up = serial_pxa_ports[co->index];
602 unsigned int ier;
603 unsigned long flags;
604 int locked = 1;
605
606 clk_enable(up->clk);
607 local_irq_save(flags);
608 if (up->port.sysrq)
609 locked = 0;
610 else if (oops_in_progress)
611 locked = uart_port_trylock(&up->port);
612 else
613 uart_port_lock(&up->port);
614
615 /*
616 * First save the IER then disable the interrupts
617 */
618 ier = serial_in(up, UART_IER);
619 serial_out(up, UART_IER, UART_IER_UUE);
620
621 uart_console_write(&up->port, s, count, serial_pxa_console_putchar);
622
623 /*
624 * Finally, wait for transmitter to become empty
625 * and restore the IER
626 */
627 wait_for_xmitr(up);
628 serial_out(up, UART_IER, ier);
629
630 if (locked)
631 uart_port_unlock(&up->port);
632 local_irq_restore(flags);
633 clk_disable(up->clk);
634
635}
636
637#ifdef CONFIG_CONSOLE_POLL
638/*
639 * Console polling routines for writing and reading from the uart while
640 * in an interrupt or debug context.
641 */
642
643static int serial_pxa_get_poll_char(struct uart_port *port)
644{
645 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
646 unsigned char lsr = serial_in(up, UART_LSR);
647
648 while (!(lsr & UART_LSR_DR))
649 lsr = serial_in(up, UART_LSR);
650
651 return serial_in(up, UART_RX);
652}
653
654
655static void serial_pxa_put_poll_char(struct uart_port *port,
656 unsigned char c)
657{
658 unsigned int ier;
659 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
660
661 /*
662 * First save the IER then disable the interrupts
663 */
664 ier = serial_in(up, UART_IER);
665 serial_out(up, UART_IER, UART_IER_UUE);
666
667 wait_for_xmitr(up);
668 /*
669 * Send the character out.
670 */
671 serial_out(up, UART_TX, c);
672
673 /*
674 * Finally, wait for transmitter to become empty
675 * and restore the IER
676 */
677 wait_for_xmitr(up);
678 serial_out(up, UART_IER, ier);
679}
680
681#endif /* CONFIG_CONSOLE_POLL */
682
683static int __init
684serial_pxa_console_setup(struct console *co, char *options)
685{
686 struct uart_pxa_port *up;
687 int baud = 9600;
688 int bits = 8;
689 int parity = 'n';
690 int flow = 'n';
691
692 if (co->index == -1 || co->index >= serial_pxa_reg.nr)
693 co->index = 0;
694 up = serial_pxa_ports[co->index];
695 if (!up)
696 return -ENODEV;
697
698 if (options)
699 uart_parse_options(options, &baud, &parity, &bits, &flow);
700
701 return uart_set_options(&up->port, co, baud, parity, bits, flow);
702}
703
704static struct console serial_pxa_console = {
705 .name = "ttyS",
706 .write = serial_pxa_console_write,
707 .device = uart_console_device,
708 .setup = serial_pxa_console_setup,
709 .flags = CON_PRINTBUFFER,
710 .index = -1,
711 .data = &serial_pxa_reg,
712};
713
714#define PXA_CONSOLE &serial_pxa_console
715#else
716#define PXA_CONSOLE NULL
717#endif
718
719static const struct uart_ops serial_pxa_pops = {
720 .tx_empty = serial_pxa_tx_empty,
721 .set_mctrl = serial_pxa_set_mctrl,
722 .get_mctrl = serial_pxa_get_mctrl,
723 .stop_tx = serial_pxa_stop_tx,
724 .start_tx = serial_pxa_start_tx,
725 .stop_rx = serial_pxa_stop_rx,
726 .enable_ms = serial_pxa_enable_ms,
727 .break_ctl = serial_pxa_break_ctl,
728 .startup = serial_pxa_startup,
729 .shutdown = serial_pxa_shutdown,
730 .set_termios = serial_pxa_set_termios,
731 .pm = serial_pxa_pm,
732 .type = serial_pxa_type,
733 .release_port = serial_pxa_release_port,
734 .request_port = serial_pxa_request_port,
735 .config_port = serial_pxa_config_port,
736 .verify_port = serial_pxa_verify_port,
737#if defined(CONFIG_CONSOLE_POLL) && defined(CONFIG_SERIAL_PXA_CONSOLE)
738 .poll_get_char = serial_pxa_get_poll_char,
739 .poll_put_char = serial_pxa_put_poll_char,
740#endif
741};
742
743static struct uart_driver serial_pxa_reg = {
744 .owner = THIS_MODULE,
745 .driver_name = "PXA serial",
746 .dev_name = "ttyS",
747 .major = TTY_MAJOR,
748 .minor = 64,
749 .nr = 4,
750 .cons = PXA_CONSOLE,
751};
752
753#ifdef CONFIG_PM
754static int serial_pxa_suspend(struct device *dev)
755{
756 struct uart_pxa_port *sport = dev_get_drvdata(dev);
757
758 if (sport)
759 uart_suspend_port(&serial_pxa_reg, &sport->port);
760
761 return 0;
762}
763
764static int serial_pxa_resume(struct device *dev)
765{
766 struct uart_pxa_port *sport = dev_get_drvdata(dev);
767
768 if (sport)
769 uart_resume_port(&serial_pxa_reg, &sport->port);
770
771 return 0;
772}
773
774static const struct dev_pm_ops serial_pxa_pm_ops = {
775 .suspend = serial_pxa_suspend,
776 .resume = serial_pxa_resume,
777};
778#endif
779
780static const struct of_device_id serial_pxa_dt_ids[] = {
781 { .compatible = "mrvl,pxa-uart", },
782 { .compatible = "mrvl,mmp-uart", },
783 {}
784};
785
786static int serial_pxa_probe_dt(struct platform_device *pdev,
787 struct uart_pxa_port *sport)
788{
789 struct device_node *np = pdev->dev.of_node;
790 int ret;
791
792 if (!np)
793 return 1;
794
795 ret = of_alias_get_id(np, "serial");
796 if (ret < 0) {
797 dev_err(&pdev->dev, "failed to get alias id, errno %d\n", ret);
798 return ret;
799 }
800 sport->port.line = ret;
801 return 0;
802}
803
804static int serial_pxa_probe(struct platform_device *dev)
805{
806 struct uart_pxa_port *sport;
807 struct resource *mmres;
808 int ret;
809 int irq;
810
811 mmres = platform_get_resource(dev, IORESOURCE_MEM, 0);
812 if (!mmres)
813 return -ENODEV;
814
815 irq = platform_get_irq(dev, 0);
816 if (irq < 0)
817 return irq;
818
819 sport = kzalloc(sizeof(struct uart_pxa_port), GFP_KERNEL);
820 if (!sport)
821 return -ENOMEM;
822
823 sport->clk = clk_get(&dev->dev, NULL);
824 if (IS_ERR(sport->clk)) {
825 ret = PTR_ERR(sport->clk);
826 goto err_free;
827 }
828
829 ret = clk_prepare(sport->clk);
830 if (ret) {
831 clk_put(sport->clk);
832 goto err_free;
833 }
834
835 sport->port.type = PORT_PXA;
836 sport->port.iotype = UPIO_MEM;
837 sport->port.mapbase = mmres->start;
838 sport->port.irq = irq;
839 sport->port.fifosize = 64;
840 sport->port.ops = &serial_pxa_pops;
841 sport->port.dev = &dev->dev;
842 sport->port.flags = UPF_IOREMAP | UPF_BOOT_AUTOCONF;
843 sport->port.uartclk = clk_get_rate(sport->clk);
844 sport->port.has_sysrq = IS_ENABLED(CONFIG_SERIAL_PXA_CONSOLE);
845
846 ret = serial_pxa_probe_dt(dev, sport);
847 if (ret > 0)
848 sport->port.line = dev->id;
849 else if (ret < 0)
850 goto err_clk;
851 if (sport->port.line >= ARRAY_SIZE(serial_pxa_ports)) {
852 dev_err(&dev->dev, "serial%d out of range\n", sport->port.line);
853 ret = -EINVAL;
854 goto err_clk;
855 }
856 snprintf(sport->name, PXA_NAME_LEN - 1, "UART%d", sport->port.line + 1);
857
858 sport->port.membase = ioremap(mmres->start, resource_size(mmres));
859 if (!sport->port.membase) {
860 ret = -ENOMEM;
861 goto err_clk;
862 }
863
864 serial_pxa_ports[sport->port.line] = sport;
865
866 uart_add_one_port(&serial_pxa_reg, &sport->port);
867 platform_set_drvdata(dev, sport);
868
869 return 0;
870
871 err_clk:
872 clk_unprepare(sport->clk);
873 clk_put(sport->clk);
874 err_free:
875 kfree(sport);
876 return ret;
877}
878
879static struct platform_driver serial_pxa_driver = {
880 .probe = serial_pxa_probe,
881
882 .driver = {
883 .name = "pxa2xx-uart",
884#ifdef CONFIG_PM
885 .pm = &serial_pxa_pm_ops,
886#endif
887 .suppress_bind_attrs = true,
888 .of_match_table = serial_pxa_dt_ids,
889 },
890};
891
892
893/* 8250 driver for PXA serial ports should be used */
894static int __init serial_pxa_init(void)
895{
896 int ret;
897
898 ret = uart_register_driver(&serial_pxa_reg);
899 if (ret != 0)
900 return ret;
901
902 ret = platform_driver_register(&serial_pxa_driver);
903 if (ret != 0)
904 uart_unregister_driver(&serial_pxa_reg);
905
906 return ret;
907}
908device_initcall(serial_pxa_init);
1/*
2 * Based on drivers/serial/8250.c by Russell King.
3 *
4 * Author: Nicolas Pitre
5 * Created: Feb 20, 2003
6 * Copyright: (C) 2003 Monta Vista Software, Inc.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * Note 1: This driver is made separate from the already too overloaded
14 * 8250.c because it needs some kirks of its own and that'll make it
15 * easier to add DMA support.
16 *
17 * Note 2: I'm too sick of device allocation policies for serial ports.
18 * If someone else wants to request an "official" allocation of major/minor
19 * for this driver please be my guest. And don't forget that new hardware
20 * to come from Intel might have more than 3 or 4 of those UARTs. Let's
21 * hope for a better port registration and dynamic device allocation scheme
22 * with the serial core maintainer satisfaction to appear soon.
23 */
24
25
26#if defined(CONFIG_SERIAL_PXA_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
27#define SUPPORT_SYSRQ
28#endif
29
30#include <linux/module.h>
31#include <linux/ioport.h>
32#include <linux/init.h>
33#include <linux/console.h>
34#include <linux/sysrq.h>
35#include <linux/serial_reg.h>
36#include <linux/circ_buf.h>
37#include <linux/delay.h>
38#include <linux/interrupt.h>
39#include <linux/of.h>
40#include <linux/platform_device.h>
41#include <linux/tty.h>
42#include <linux/tty_flip.h>
43#include <linux/serial_core.h>
44#include <linux/clk.h>
45#include <linux/io.h>
46#include <linux/slab.h>
47
48#define PXA_NAME_LEN 8
49
50struct uart_pxa_port {
51 struct uart_port port;
52 unsigned char ier;
53 unsigned char lcr;
54 unsigned char mcr;
55 unsigned int lsr_break_flag;
56 struct clk *clk;
57 char name[PXA_NAME_LEN];
58};
59
60static inline unsigned int serial_in(struct uart_pxa_port *up, int offset)
61{
62 offset <<= 2;
63 return readl(up->port.membase + offset);
64}
65
66static inline void serial_out(struct uart_pxa_port *up, int offset, int value)
67{
68 offset <<= 2;
69 writel(value, up->port.membase + offset);
70}
71
72static void serial_pxa_enable_ms(struct uart_port *port)
73{
74 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
75
76 up->ier |= UART_IER_MSI;
77 serial_out(up, UART_IER, up->ier);
78}
79
80static void serial_pxa_stop_tx(struct uart_port *port)
81{
82 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
83
84 if (up->ier & UART_IER_THRI) {
85 up->ier &= ~UART_IER_THRI;
86 serial_out(up, UART_IER, up->ier);
87 }
88}
89
90static void serial_pxa_stop_rx(struct uart_port *port)
91{
92 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
93
94 up->ier &= ~UART_IER_RLSI;
95 up->port.read_status_mask &= ~UART_LSR_DR;
96 serial_out(up, UART_IER, up->ier);
97}
98
99static inline void receive_chars(struct uart_pxa_port *up, int *status)
100{
101 unsigned int ch, flag;
102 int max_count = 256;
103
104 do {
105 /* work around Errata #20 according to
106 * Intel(R) PXA27x Processor Family
107 * Specification Update (May 2005)
108 *
109 * Step 2
110 * Disable the Reciever Time Out Interrupt via IER[RTOEI]
111 */
112 up->ier &= ~UART_IER_RTOIE;
113 serial_out(up, UART_IER, up->ier);
114
115 ch = serial_in(up, UART_RX);
116 flag = TTY_NORMAL;
117 up->port.icount.rx++;
118
119 if (unlikely(*status & (UART_LSR_BI | UART_LSR_PE |
120 UART_LSR_FE | UART_LSR_OE))) {
121 /*
122 * For statistics only
123 */
124 if (*status & UART_LSR_BI) {
125 *status &= ~(UART_LSR_FE | UART_LSR_PE);
126 up->port.icount.brk++;
127 /*
128 * We do the SysRQ and SAK checking
129 * here because otherwise the break
130 * may get masked by ignore_status_mask
131 * or read_status_mask.
132 */
133 if (uart_handle_break(&up->port))
134 goto ignore_char;
135 } else if (*status & UART_LSR_PE)
136 up->port.icount.parity++;
137 else if (*status & UART_LSR_FE)
138 up->port.icount.frame++;
139 if (*status & UART_LSR_OE)
140 up->port.icount.overrun++;
141
142 /*
143 * Mask off conditions which should be ignored.
144 */
145 *status &= up->port.read_status_mask;
146
147#ifdef CONFIG_SERIAL_PXA_CONSOLE
148 if (up->port.line == up->port.cons->index) {
149 /* Recover the break flag from console xmit */
150 *status |= up->lsr_break_flag;
151 up->lsr_break_flag = 0;
152 }
153#endif
154 if (*status & UART_LSR_BI) {
155 flag = TTY_BREAK;
156 } else if (*status & UART_LSR_PE)
157 flag = TTY_PARITY;
158 else if (*status & UART_LSR_FE)
159 flag = TTY_FRAME;
160 }
161
162 if (uart_handle_sysrq_char(&up->port, ch))
163 goto ignore_char;
164
165 uart_insert_char(&up->port, *status, UART_LSR_OE, ch, flag);
166
167 ignore_char:
168 *status = serial_in(up, UART_LSR);
169 } while ((*status & UART_LSR_DR) && (max_count-- > 0));
170 tty_flip_buffer_push(&up->port.state->port);
171
172 /* work around Errata #20 according to
173 * Intel(R) PXA27x Processor Family
174 * Specification Update (May 2005)
175 *
176 * Step 6:
177 * No more data in FIFO: Re-enable RTO interrupt via IER[RTOIE]
178 */
179 up->ier |= UART_IER_RTOIE;
180 serial_out(up, UART_IER, up->ier);
181}
182
183static void transmit_chars(struct uart_pxa_port *up)
184{
185 struct circ_buf *xmit = &up->port.state->xmit;
186 int count;
187
188 if (up->port.x_char) {
189 serial_out(up, UART_TX, up->port.x_char);
190 up->port.icount.tx++;
191 up->port.x_char = 0;
192 return;
193 }
194 if (uart_circ_empty(xmit) || uart_tx_stopped(&up->port)) {
195 serial_pxa_stop_tx(&up->port);
196 return;
197 }
198
199 count = up->port.fifosize / 2;
200 do {
201 serial_out(up, UART_TX, xmit->buf[xmit->tail]);
202 xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
203 up->port.icount.tx++;
204 if (uart_circ_empty(xmit))
205 break;
206 } while (--count > 0);
207
208 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
209 uart_write_wakeup(&up->port);
210
211
212 if (uart_circ_empty(xmit))
213 serial_pxa_stop_tx(&up->port);
214}
215
216static void serial_pxa_start_tx(struct uart_port *port)
217{
218 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
219
220 if (!(up->ier & UART_IER_THRI)) {
221 up->ier |= UART_IER_THRI;
222 serial_out(up, UART_IER, up->ier);
223 }
224}
225
226static inline void check_modem_status(struct uart_pxa_port *up)
227{
228 int status;
229
230 status = serial_in(up, UART_MSR);
231
232 if ((status & UART_MSR_ANY_DELTA) == 0)
233 return;
234
235 if (status & UART_MSR_TERI)
236 up->port.icount.rng++;
237 if (status & UART_MSR_DDSR)
238 up->port.icount.dsr++;
239 if (status & UART_MSR_DDCD)
240 uart_handle_dcd_change(&up->port, status & UART_MSR_DCD);
241 if (status & UART_MSR_DCTS)
242 uart_handle_cts_change(&up->port, status & UART_MSR_CTS);
243
244 wake_up_interruptible(&up->port.state->port.delta_msr_wait);
245}
246
247/*
248 * This handles the interrupt from one port.
249 */
250static inline irqreturn_t serial_pxa_irq(int irq, void *dev_id)
251{
252 struct uart_pxa_port *up = dev_id;
253 unsigned int iir, lsr;
254
255 iir = serial_in(up, UART_IIR);
256 if (iir & UART_IIR_NO_INT)
257 return IRQ_NONE;
258 lsr = serial_in(up, UART_LSR);
259 if (lsr & UART_LSR_DR)
260 receive_chars(up, &lsr);
261 check_modem_status(up);
262 if (lsr & UART_LSR_THRE)
263 transmit_chars(up);
264 return IRQ_HANDLED;
265}
266
267static unsigned int serial_pxa_tx_empty(struct uart_port *port)
268{
269 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
270 unsigned long flags;
271 unsigned int ret;
272
273 spin_lock_irqsave(&up->port.lock, flags);
274 ret = serial_in(up, UART_LSR) & UART_LSR_TEMT ? TIOCSER_TEMT : 0;
275 spin_unlock_irqrestore(&up->port.lock, flags);
276
277 return ret;
278}
279
280static unsigned int serial_pxa_get_mctrl(struct uart_port *port)
281{
282 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
283 unsigned char status;
284 unsigned int ret;
285
286 status = serial_in(up, UART_MSR);
287
288 ret = 0;
289 if (status & UART_MSR_DCD)
290 ret |= TIOCM_CAR;
291 if (status & UART_MSR_RI)
292 ret |= TIOCM_RNG;
293 if (status & UART_MSR_DSR)
294 ret |= TIOCM_DSR;
295 if (status & UART_MSR_CTS)
296 ret |= TIOCM_CTS;
297 return ret;
298}
299
300static void serial_pxa_set_mctrl(struct uart_port *port, unsigned int mctrl)
301{
302 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
303 unsigned char mcr = 0;
304
305 if (mctrl & TIOCM_RTS)
306 mcr |= UART_MCR_RTS;
307 if (mctrl & TIOCM_DTR)
308 mcr |= UART_MCR_DTR;
309 if (mctrl & TIOCM_OUT1)
310 mcr |= UART_MCR_OUT1;
311 if (mctrl & TIOCM_OUT2)
312 mcr |= UART_MCR_OUT2;
313 if (mctrl & TIOCM_LOOP)
314 mcr |= UART_MCR_LOOP;
315
316 mcr |= up->mcr;
317
318 serial_out(up, UART_MCR, mcr);
319}
320
321static void serial_pxa_break_ctl(struct uart_port *port, int break_state)
322{
323 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
324 unsigned long flags;
325
326 spin_lock_irqsave(&up->port.lock, flags);
327 if (break_state == -1)
328 up->lcr |= UART_LCR_SBC;
329 else
330 up->lcr &= ~UART_LCR_SBC;
331 serial_out(up, UART_LCR, up->lcr);
332 spin_unlock_irqrestore(&up->port.lock, flags);
333}
334
335static int serial_pxa_startup(struct uart_port *port)
336{
337 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
338 unsigned long flags;
339 int retval;
340
341 if (port->line == 3) /* HWUART */
342 up->mcr |= UART_MCR_AFE;
343 else
344 up->mcr = 0;
345
346 up->port.uartclk = clk_get_rate(up->clk);
347
348 /*
349 * Allocate the IRQ
350 */
351 retval = request_irq(up->port.irq, serial_pxa_irq, 0, up->name, up);
352 if (retval)
353 return retval;
354
355 /*
356 * Clear the FIFO buffers and disable them.
357 * (they will be reenabled in set_termios())
358 */
359 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO);
360 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
361 UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
362 serial_out(up, UART_FCR, 0);
363
364 /*
365 * Clear the interrupt registers.
366 */
367 (void) serial_in(up, UART_LSR);
368 (void) serial_in(up, UART_RX);
369 (void) serial_in(up, UART_IIR);
370 (void) serial_in(up, UART_MSR);
371
372 /*
373 * Now, initialize the UART
374 */
375 serial_out(up, UART_LCR, UART_LCR_WLEN8);
376
377 spin_lock_irqsave(&up->port.lock, flags);
378 up->port.mctrl |= TIOCM_OUT2;
379 serial_pxa_set_mctrl(&up->port, up->port.mctrl);
380 spin_unlock_irqrestore(&up->port.lock, flags);
381
382 /*
383 * Finally, enable interrupts. Note: Modem status interrupts
384 * are set via set_termios(), which will be occurring imminently
385 * anyway, so we don't enable them here.
386 */
387 up->ier = UART_IER_RLSI | UART_IER_RDI | UART_IER_RTOIE | UART_IER_UUE;
388 serial_out(up, UART_IER, up->ier);
389
390 /*
391 * And clear the interrupt registers again for luck.
392 */
393 (void) serial_in(up, UART_LSR);
394 (void) serial_in(up, UART_RX);
395 (void) serial_in(up, UART_IIR);
396 (void) serial_in(up, UART_MSR);
397
398 return 0;
399}
400
401static void serial_pxa_shutdown(struct uart_port *port)
402{
403 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
404 unsigned long flags;
405
406 free_irq(up->port.irq, up);
407
408 /*
409 * Disable interrupts from this port
410 */
411 up->ier = 0;
412 serial_out(up, UART_IER, 0);
413
414 spin_lock_irqsave(&up->port.lock, flags);
415 up->port.mctrl &= ~TIOCM_OUT2;
416 serial_pxa_set_mctrl(&up->port, up->port.mctrl);
417 spin_unlock_irqrestore(&up->port.lock, flags);
418
419 /*
420 * Disable break condition and FIFOs
421 */
422 serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC);
423 serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
424 UART_FCR_CLEAR_RCVR |
425 UART_FCR_CLEAR_XMIT);
426 serial_out(up, UART_FCR, 0);
427}
428
429static void
430serial_pxa_set_termios(struct uart_port *port, struct ktermios *termios,
431 struct ktermios *old)
432{
433 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
434 unsigned char cval, fcr = 0;
435 unsigned long flags;
436 unsigned int baud, quot;
437 unsigned int dll;
438
439 switch (termios->c_cflag & CSIZE) {
440 case CS5:
441 cval = UART_LCR_WLEN5;
442 break;
443 case CS6:
444 cval = UART_LCR_WLEN6;
445 break;
446 case CS7:
447 cval = UART_LCR_WLEN7;
448 break;
449 default:
450 case CS8:
451 cval = UART_LCR_WLEN8;
452 break;
453 }
454
455 if (termios->c_cflag & CSTOPB)
456 cval |= UART_LCR_STOP;
457 if (termios->c_cflag & PARENB)
458 cval |= UART_LCR_PARITY;
459 if (!(termios->c_cflag & PARODD))
460 cval |= UART_LCR_EPAR;
461
462 /*
463 * Ask the core to calculate the divisor for us.
464 */
465 baud = uart_get_baud_rate(port, termios, old, 0, port->uartclk/16);
466 quot = uart_get_divisor(port, baud);
467
468 if ((up->port.uartclk / quot) < (2400 * 16))
469 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR1;
470 else if ((up->port.uartclk / quot) < (230400 * 16))
471 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR8;
472 else
473 fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR32;
474
475 /*
476 * Ok, we're now changing the port state. Do it with
477 * interrupts disabled.
478 */
479 spin_lock_irqsave(&up->port.lock, flags);
480
481 /*
482 * Ensure the port will be enabled.
483 * This is required especially for serial console.
484 */
485 up->ier |= UART_IER_UUE;
486
487 /*
488 * Update the per-port timeout.
489 */
490 uart_update_timeout(port, termios->c_cflag, baud);
491
492 up->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
493 if (termios->c_iflag & INPCK)
494 up->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE;
495 if (termios->c_iflag & (BRKINT | PARMRK))
496 up->port.read_status_mask |= UART_LSR_BI;
497
498 /*
499 * Characters to ignore
500 */
501 up->port.ignore_status_mask = 0;
502 if (termios->c_iflag & IGNPAR)
503 up->port.ignore_status_mask |= UART_LSR_PE | UART_LSR_FE;
504 if (termios->c_iflag & IGNBRK) {
505 up->port.ignore_status_mask |= UART_LSR_BI;
506 /*
507 * If we're ignoring parity and break indicators,
508 * ignore overruns too (for real raw support).
509 */
510 if (termios->c_iflag & IGNPAR)
511 up->port.ignore_status_mask |= UART_LSR_OE;
512 }
513
514 /*
515 * ignore all characters if CREAD is not set
516 */
517 if ((termios->c_cflag & CREAD) == 0)
518 up->port.ignore_status_mask |= UART_LSR_DR;
519
520 /*
521 * CTS flow control flag and modem status interrupts
522 */
523 up->ier &= ~UART_IER_MSI;
524 if (UART_ENABLE_MS(&up->port, termios->c_cflag))
525 up->ier |= UART_IER_MSI;
526
527 serial_out(up, UART_IER, up->ier);
528
529 if (termios->c_cflag & CRTSCTS)
530 up->mcr |= UART_MCR_AFE;
531 else
532 up->mcr &= ~UART_MCR_AFE;
533
534 serial_out(up, UART_LCR, cval | UART_LCR_DLAB); /* set DLAB */
535 serial_out(up, UART_DLL, quot & 0xff); /* LS of divisor */
536
537 /*
538 * work around Errata #75 according to Intel(R) PXA27x Processor Family
539 * Specification Update (Nov 2005)
540 */
541 dll = serial_in(up, UART_DLL);
542 WARN_ON(dll != (quot & 0xff));
543
544 serial_out(up, UART_DLM, quot >> 8); /* MS of divisor */
545 serial_out(up, UART_LCR, cval); /* reset DLAB */
546 up->lcr = cval; /* Save LCR */
547 serial_pxa_set_mctrl(&up->port, up->port.mctrl);
548 serial_out(up, UART_FCR, fcr);
549 spin_unlock_irqrestore(&up->port.lock, flags);
550}
551
552static void
553serial_pxa_pm(struct uart_port *port, unsigned int state,
554 unsigned int oldstate)
555{
556 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
557
558 if (!state)
559 clk_prepare_enable(up->clk);
560 else
561 clk_disable_unprepare(up->clk);
562}
563
564static void serial_pxa_release_port(struct uart_port *port)
565{
566}
567
568static int serial_pxa_request_port(struct uart_port *port)
569{
570 return 0;
571}
572
573static void serial_pxa_config_port(struct uart_port *port, int flags)
574{
575 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
576 up->port.type = PORT_PXA;
577}
578
579static int
580serial_pxa_verify_port(struct uart_port *port, struct serial_struct *ser)
581{
582 /* we don't want the core code to modify any port params */
583 return -EINVAL;
584}
585
586static const char *
587serial_pxa_type(struct uart_port *port)
588{
589 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
590 return up->name;
591}
592
593static struct uart_pxa_port *serial_pxa_ports[4];
594static struct uart_driver serial_pxa_reg;
595
596#ifdef CONFIG_SERIAL_PXA_CONSOLE
597
598#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
599
600/*
601 * Wait for transmitter & holding register to empty
602 */
603static inline void wait_for_xmitr(struct uart_pxa_port *up)
604{
605 unsigned int status, tmout = 10000;
606
607 /* Wait up to 10ms for the character(s) to be sent. */
608 do {
609 status = serial_in(up, UART_LSR);
610
611 if (status & UART_LSR_BI)
612 up->lsr_break_flag = UART_LSR_BI;
613
614 if (--tmout == 0)
615 break;
616 udelay(1);
617 } while ((status & BOTH_EMPTY) != BOTH_EMPTY);
618
619 /* Wait up to 1s for flow control if necessary */
620 if (up->port.flags & UPF_CONS_FLOW) {
621 tmout = 1000000;
622 while (--tmout &&
623 ((serial_in(up, UART_MSR) & UART_MSR_CTS) == 0))
624 udelay(1);
625 }
626}
627
628static void serial_pxa_console_putchar(struct uart_port *port, int ch)
629{
630 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
631
632 wait_for_xmitr(up);
633 serial_out(up, UART_TX, ch);
634}
635
636/*
637 * Print a string to the serial port trying not to disturb
638 * any possible real use of the port...
639 *
640 * The console_lock must be held when we get here.
641 */
642static void
643serial_pxa_console_write(struct console *co, const char *s, unsigned int count)
644{
645 struct uart_pxa_port *up = serial_pxa_ports[co->index];
646 unsigned int ier;
647 unsigned long flags;
648 int locked = 1;
649
650 clk_enable(up->clk);
651 local_irq_save(flags);
652 if (up->port.sysrq)
653 locked = 0;
654 else if (oops_in_progress)
655 locked = spin_trylock(&up->port.lock);
656 else
657 spin_lock(&up->port.lock);
658
659 /*
660 * First save the IER then disable the interrupts
661 */
662 ier = serial_in(up, UART_IER);
663 serial_out(up, UART_IER, UART_IER_UUE);
664
665 uart_console_write(&up->port, s, count, serial_pxa_console_putchar);
666
667 /*
668 * Finally, wait for transmitter to become empty
669 * and restore the IER
670 */
671 wait_for_xmitr(up);
672 serial_out(up, UART_IER, ier);
673
674 if (locked)
675 spin_unlock(&up->port.lock);
676 local_irq_restore(flags);
677 clk_disable(up->clk);
678
679}
680
681#ifdef CONFIG_CONSOLE_POLL
682/*
683 * Console polling routines for writing and reading from the uart while
684 * in an interrupt or debug context.
685 */
686
687static int serial_pxa_get_poll_char(struct uart_port *port)
688{
689 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
690 unsigned char lsr = serial_in(up, UART_LSR);
691
692 while (!(lsr & UART_LSR_DR))
693 lsr = serial_in(up, UART_LSR);
694
695 return serial_in(up, UART_RX);
696}
697
698
699static void serial_pxa_put_poll_char(struct uart_port *port,
700 unsigned char c)
701{
702 unsigned int ier;
703 struct uart_pxa_port *up = (struct uart_pxa_port *)port;
704
705 /*
706 * First save the IER then disable the interrupts
707 */
708 ier = serial_in(up, UART_IER);
709 serial_out(up, UART_IER, UART_IER_UUE);
710
711 wait_for_xmitr(up);
712 /*
713 * Send the character out.
714 * If a LF, also do CR...
715 */
716 serial_out(up, UART_TX, c);
717 if (c == 10) {
718 wait_for_xmitr(up);
719 serial_out(up, UART_TX, 13);
720 }
721
722 /*
723 * Finally, wait for transmitter to become empty
724 * and restore the IER
725 */
726 wait_for_xmitr(up);
727 serial_out(up, UART_IER, ier);
728}
729
730#endif /* CONFIG_CONSOLE_POLL */
731
732static int __init
733serial_pxa_console_setup(struct console *co, char *options)
734{
735 struct uart_pxa_port *up;
736 int baud = 9600;
737 int bits = 8;
738 int parity = 'n';
739 int flow = 'n';
740
741 if (co->index == -1 || co->index >= serial_pxa_reg.nr)
742 co->index = 0;
743 up = serial_pxa_ports[co->index];
744 if (!up)
745 return -ENODEV;
746
747 if (options)
748 uart_parse_options(options, &baud, &parity, &bits, &flow);
749
750 return uart_set_options(&up->port, co, baud, parity, bits, flow);
751}
752
753static struct console serial_pxa_console = {
754 .name = "ttyS",
755 .write = serial_pxa_console_write,
756 .device = uart_console_device,
757 .setup = serial_pxa_console_setup,
758 .flags = CON_PRINTBUFFER,
759 .index = -1,
760 .data = &serial_pxa_reg,
761};
762
763#define PXA_CONSOLE &serial_pxa_console
764#else
765#define PXA_CONSOLE NULL
766#endif
767
768static struct uart_ops serial_pxa_pops = {
769 .tx_empty = serial_pxa_tx_empty,
770 .set_mctrl = serial_pxa_set_mctrl,
771 .get_mctrl = serial_pxa_get_mctrl,
772 .stop_tx = serial_pxa_stop_tx,
773 .start_tx = serial_pxa_start_tx,
774 .stop_rx = serial_pxa_stop_rx,
775 .enable_ms = serial_pxa_enable_ms,
776 .break_ctl = serial_pxa_break_ctl,
777 .startup = serial_pxa_startup,
778 .shutdown = serial_pxa_shutdown,
779 .set_termios = serial_pxa_set_termios,
780 .pm = serial_pxa_pm,
781 .type = serial_pxa_type,
782 .release_port = serial_pxa_release_port,
783 .request_port = serial_pxa_request_port,
784 .config_port = serial_pxa_config_port,
785 .verify_port = serial_pxa_verify_port,
786#ifdef CONFIG_CONSOLE_POLL
787 .poll_get_char = serial_pxa_get_poll_char,
788 .poll_put_char = serial_pxa_put_poll_char,
789#endif
790};
791
792static struct uart_driver serial_pxa_reg = {
793 .owner = THIS_MODULE,
794 .driver_name = "PXA serial",
795 .dev_name = "ttyS",
796 .major = TTY_MAJOR,
797 .minor = 64,
798 .nr = 4,
799 .cons = PXA_CONSOLE,
800};
801
802#ifdef CONFIG_PM
803static int serial_pxa_suspend(struct device *dev)
804{
805 struct uart_pxa_port *sport = dev_get_drvdata(dev);
806
807 if (sport)
808 uart_suspend_port(&serial_pxa_reg, &sport->port);
809
810 return 0;
811}
812
813static int serial_pxa_resume(struct device *dev)
814{
815 struct uart_pxa_port *sport = dev_get_drvdata(dev);
816
817 if (sport)
818 uart_resume_port(&serial_pxa_reg, &sport->port);
819
820 return 0;
821}
822
823static const struct dev_pm_ops serial_pxa_pm_ops = {
824 .suspend = serial_pxa_suspend,
825 .resume = serial_pxa_resume,
826};
827#endif
828
829static struct of_device_id serial_pxa_dt_ids[] = {
830 { .compatible = "mrvl,pxa-uart", },
831 { .compatible = "mrvl,mmp-uart", },
832 {}
833};
834MODULE_DEVICE_TABLE(of, serial_pxa_dt_ids);
835
836static int serial_pxa_probe_dt(struct platform_device *pdev,
837 struct uart_pxa_port *sport)
838{
839 struct device_node *np = pdev->dev.of_node;
840 int ret;
841
842 if (!np)
843 return 1;
844
845 ret = of_alias_get_id(np, "serial");
846 if (ret < 0) {
847 dev_err(&pdev->dev, "failed to get alias id, errno %d\n", ret);
848 return ret;
849 }
850 sport->port.line = ret;
851 return 0;
852}
853
854static int serial_pxa_probe(struct platform_device *dev)
855{
856 struct uart_pxa_port *sport;
857 struct resource *mmres, *irqres;
858 int ret;
859
860 mmres = platform_get_resource(dev, IORESOURCE_MEM, 0);
861 irqres = platform_get_resource(dev, IORESOURCE_IRQ, 0);
862 if (!mmres || !irqres)
863 return -ENODEV;
864
865 sport = kzalloc(sizeof(struct uart_pxa_port), GFP_KERNEL);
866 if (!sport)
867 return -ENOMEM;
868
869 sport->clk = clk_get(&dev->dev, NULL);
870 if (IS_ERR(sport->clk)) {
871 ret = PTR_ERR(sport->clk);
872 goto err_free;
873 }
874
875 ret = clk_prepare(sport->clk);
876 if (ret) {
877 clk_put(sport->clk);
878 goto err_free;
879 }
880
881 sport->port.type = PORT_PXA;
882 sport->port.iotype = UPIO_MEM;
883 sport->port.mapbase = mmres->start;
884 sport->port.irq = irqres->start;
885 sport->port.fifosize = 64;
886 sport->port.ops = &serial_pxa_pops;
887 sport->port.dev = &dev->dev;
888 sport->port.flags = UPF_IOREMAP | UPF_BOOT_AUTOCONF;
889 sport->port.uartclk = clk_get_rate(sport->clk);
890
891 ret = serial_pxa_probe_dt(dev, sport);
892 if (ret > 0)
893 sport->port.line = dev->id;
894 else if (ret < 0)
895 goto err_clk;
896 snprintf(sport->name, PXA_NAME_LEN - 1, "UART%d", sport->port.line + 1);
897
898 sport->port.membase = ioremap(mmres->start, resource_size(mmres));
899 if (!sport->port.membase) {
900 ret = -ENOMEM;
901 goto err_clk;
902 }
903
904 serial_pxa_ports[sport->port.line] = sport;
905
906 uart_add_one_port(&serial_pxa_reg, &sport->port);
907 platform_set_drvdata(dev, sport);
908
909 return 0;
910
911 err_clk:
912 clk_unprepare(sport->clk);
913 clk_put(sport->clk);
914 err_free:
915 kfree(sport);
916 return ret;
917}
918
919static int serial_pxa_remove(struct platform_device *dev)
920{
921 struct uart_pxa_port *sport = platform_get_drvdata(dev);
922
923 uart_remove_one_port(&serial_pxa_reg, &sport->port);
924
925 clk_unprepare(sport->clk);
926 clk_put(sport->clk);
927 kfree(sport);
928
929 return 0;
930}
931
932static struct platform_driver serial_pxa_driver = {
933 .probe = serial_pxa_probe,
934 .remove = serial_pxa_remove,
935
936 .driver = {
937 .name = "pxa2xx-uart",
938 .owner = THIS_MODULE,
939#ifdef CONFIG_PM
940 .pm = &serial_pxa_pm_ops,
941#endif
942 .of_match_table = serial_pxa_dt_ids,
943 },
944};
945
946static int __init serial_pxa_init(void)
947{
948 int ret;
949
950 ret = uart_register_driver(&serial_pxa_reg);
951 if (ret != 0)
952 return ret;
953
954 ret = platform_driver_register(&serial_pxa_driver);
955 if (ret != 0)
956 uart_unregister_driver(&serial_pxa_reg);
957
958 return ret;
959}
960
961static void __exit serial_pxa_exit(void)
962{
963 platform_driver_unregister(&serial_pxa_driver);
964 uart_unregister_driver(&serial_pxa_reg);
965}
966
967module_init(serial_pxa_init);
968module_exit(serial_pxa_exit);
969
970MODULE_LICENSE("GPL");
971MODULE_ALIAS("platform:pxa2xx-uart");