Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Driver for BCM963xx builtin Ethernet mac
4 *
5 * Copyright (C) 2008 Maxime Bizon <mbizon@freebox.fr>
6 */
7#include <linux/init.h>
8#include <linux/interrupt.h>
9#include <linux/module.h>
10#include <linux/clk.h>
11#include <linux/etherdevice.h>
12#include <linux/slab.h>
13#include <linux/delay.h>
14#include <linux/ethtool.h>
15#include <linux/crc32.h>
16#include <linux/err.h>
17#include <linux/dma-mapping.h>
18#include <linux/platform_device.h>
19#include <linux/if_vlan.h>
20
21#include <bcm63xx_dev_enet.h>
22#include "bcm63xx_enet.h"
23
24static char bcm_enet_driver_name[] = "bcm63xx_enet";
25
26static int copybreak __read_mostly = 128;
27module_param(copybreak, int, 0);
28MODULE_PARM_DESC(copybreak, "Receive copy threshold");
29
30/* io registers memory shared between all devices */
31static void __iomem *bcm_enet_shared_base[3];
32
33/*
34 * io helpers to access mac registers
35 */
36static inline u32 enet_readl(struct bcm_enet_priv *priv, u32 off)
37{
38 return bcm_readl(priv->base + off);
39}
40
41static inline void enet_writel(struct bcm_enet_priv *priv,
42 u32 val, u32 off)
43{
44 bcm_writel(val, priv->base + off);
45}
46
47/*
48 * io helpers to access switch registers
49 */
50static inline u32 enetsw_readl(struct bcm_enet_priv *priv, u32 off)
51{
52 return bcm_readl(priv->base + off);
53}
54
55static inline void enetsw_writel(struct bcm_enet_priv *priv,
56 u32 val, u32 off)
57{
58 bcm_writel(val, priv->base + off);
59}
60
61static inline u16 enetsw_readw(struct bcm_enet_priv *priv, u32 off)
62{
63 return bcm_readw(priv->base + off);
64}
65
66static inline void enetsw_writew(struct bcm_enet_priv *priv,
67 u16 val, u32 off)
68{
69 bcm_writew(val, priv->base + off);
70}
71
72static inline u8 enetsw_readb(struct bcm_enet_priv *priv, u32 off)
73{
74 return bcm_readb(priv->base + off);
75}
76
77static inline void enetsw_writeb(struct bcm_enet_priv *priv,
78 u8 val, u32 off)
79{
80 bcm_writeb(val, priv->base + off);
81}
82
83
84/* io helpers to access shared registers */
85static inline u32 enet_dma_readl(struct bcm_enet_priv *priv, u32 off)
86{
87 return bcm_readl(bcm_enet_shared_base[0] + off);
88}
89
90static inline void enet_dma_writel(struct bcm_enet_priv *priv,
91 u32 val, u32 off)
92{
93 bcm_writel(val, bcm_enet_shared_base[0] + off);
94}
95
96static inline u32 enet_dmac_readl(struct bcm_enet_priv *priv, u32 off, int chan)
97{
98 return bcm_readl(bcm_enet_shared_base[1] +
99 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
100}
101
102static inline void enet_dmac_writel(struct bcm_enet_priv *priv,
103 u32 val, u32 off, int chan)
104{
105 bcm_writel(val, bcm_enet_shared_base[1] +
106 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
107}
108
109static inline u32 enet_dmas_readl(struct bcm_enet_priv *priv, u32 off, int chan)
110{
111 return bcm_readl(bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
112}
113
114static inline void enet_dmas_writel(struct bcm_enet_priv *priv,
115 u32 val, u32 off, int chan)
116{
117 bcm_writel(val, bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
118}
119
120/*
121 * write given data into mii register and wait for transfer to end
122 * with timeout (average measured transfer time is 25us)
123 */
124static int do_mdio_op(struct bcm_enet_priv *priv, unsigned int data)
125{
126 int limit;
127
128 /* make sure mii interrupt status is cleared */
129 enet_writel(priv, ENET_IR_MII, ENET_IR_REG);
130
131 enet_writel(priv, data, ENET_MIIDATA_REG);
132 wmb();
133
134 /* busy wait on mii interrupt bit, with timeout */
135 limit = 1000;
136 do {
137 if (enet_readl(priv, ENET_IR_REG) & ENET_IR_MII)
138 break;
139 udelay(1);
140 } while (limit-- > 0);
141
142 return (limit < 0) ? 1 : 0;
143}
144
145/*
146 * MII internal read callback
147 */
148static int bcm_enet_mdio_read(struct bcm_enet_priv *priv, int mii_id,
149 int regnum)
150{
151 u32 tmp, val;
152
153 tmp = regnum << ENET_MIIDATA_REG_SHIFT;
154 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
155 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
156 tmp |= ENET_MIIDATA_OP_READ_MASK;
157
158 if (do_mdio_op(priv, tmp))
159 return -1;
160
161 val = enet_readl(priv, ENET_MIIDATA_REG);
162 val &= 0xffff;
163 return val;
164}
165
166/*
167 * MII internal write callback
168 */
169static int bcm_enet_mdio_write(struct bcm_enet_priv *priv, int mii_id,
170 int regnum, u16 value)
171{
172 u32 tmp;
173
174 tmp = (value & 0xffff) << ENET_MIIDATA_DATA_SHIFT;
175 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
176 tmp |= regnum << ENET_MIIDATA_REG_SHIFT;
177 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
178 tmp |= ENET_MIIDATA_OP_WRITE_MASK;
179
180 (void)do_mdio_op(priv, tmp);
181 return 0;
182}
183
184/*
185 * MII read callback from phylib
186 */
187static int bcm_enet_mdio_read_phylib(struct mii_bus *bus, int mii_id,
188 int regnum)
189{
190 return bcm_enet_mdio_read(bus->priv, mii_id, regnum);
191}
192
193/*
194 * MII write callback from phylib
195 */
196static int bcm_enet_mdio_write_phylib(struct mii_bus *bus, int mii_id,
197 int regnum, u16 value)
198{
199 return bcm_enet_mdio_write(bus->priv, mii_id, regnum, value);
200}
201
202/*
203 * MII read callback from mii core
204 */
205static int bcm_enet_mdio_read_mii(struct net_device *dev, int mii_id,
206 int regnum)
207{
208 return bcm_enet_mdio_read(netdev_priv(dev), mii_id, regnum);
209}
210
211/*
212 * MII write callback from mii core
213 */
214static void bcm_enet_mdio_write_mii(struct net_device *dev, int mii_id,
215 int regnum, int value)
216{
217 bcm_enet_mdio_write(netdev_priv(dev), mii_id, regnum, value);
218}
219
220/*
221 * refill rx queue
222 */
223static int bcm_enet_refill_rx(struct net_device *dev, bool napi_mode)
224{
225 struct bcm_enet_priv *priv;
226
227 priv = netdev_priv(dev);
228
229 while (priv->rx_desc_count < priv->rx_ring_size) {
230 struct bcm_enet_desc *desc;
231 int desc_idx;
232 u32 len_stat;
233
234 desc_idx = priv->rx_dirty_desc;
235 desc = &priv->rx_desc_cpu[desc_idx];
236
237 if (!priv->rx_buf[desc_idx]) {
238 void *buf;
239
240 if (likely(napi_mode))
241 buf = napi_alloc_frag(priv->rx_frag_size);
242 else
243 buf = netdev_alloc_frag(priv->rx_frag_size);
244 if (unlikely(!buf))
245 break;
246 priv->rx_buf[desc_idx] = buf;
247 desc->address = dma_map_single(&priv->pdev->dev,
248 buf + priv->rx_buf_offset,
249 priv->rx_buf_size,
250 DMA_FROM_DEVICE);
251 }
252
253 len_stat = priv->rx_buf_size << DMADESC_LENGTH_SHIFT;
254 len_stat |= DMADESC_OWNER_MASK;
255 if (priv->rx_dirty_desc == priv->rx_ring_size - 1) {
256 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
257 priv->rx_dirty_desc = 0;
258 } else {
259 priv->rx_dirty_desc++;
260 }
261 wmb();
262 desc->len_stat = len_stat;
263
264 priv->rx_desc_count++;
265
266 /* tell dma engine we allocated one buffer */
267 if (priv->dma_has_sram)
268 enet_dma_writel(priv, 1, ENETDMA_BUFALLOC_REG(priv->rx_chan));
269 else
270 enet_dmac_writel(priv, 1, ENETDMAC_BUFALLOC, priv->rx_chan);
271 }
272
273 /* If rx ring is still empty, set a timer to try allocating
274 * again at a later time. */
275 if (priv->rx_desc_count == 0 && netif_running(dev)) {
276 dev_warn(&priv->pdev->dev, "unable to refill rx ring\n");
277 priv->rx_timeout.expires = jiffies + HZ;
278 add_timer(&priv->rx_timeout);
279 }
280
281 return 0;
282}
283
284/*
285 * timer callback to defer refill rx queue in case we're OOM
286 */
287static void bcm_enet_refill_rx_timer(struct timer_list *t)
288{
289 struct bcm_enet_priv *priv = from_timer(priv, t, rx_timeout);
290 struct net_device *dev = priv->net_dev;
291
292 spin_lock(&priv->rx_lock);
293 bcm_enet_refill_rx(dev, false);
294 spin_unlock(&priv->rx_lock);
295}
296
297/*
298 * extract packet from rx queue
299 */
300static int bcm_enet_receive_queue(struct net_device *dev, int budget)
301{
302 struct bcm_enet_priv *priv;
303 struct list_head rx_list;
304 struct device *kdev;
305 int processed;
306
307 priv = netdev_priv(dev);
308 INIT_LIST_HEAD(&rx_list);
309 kdev = &priv->pdev->dev;
310 processed = 0;
311
312 /* don't scan ring further than number of refilled
313 * descriptor */
314 if (budget > priv->rx_desc_count)
315 budget = priv->rx_desc_count;
316
317 do {
318 struct bcm_enet_desc *desc;
319 struct sk_buff *skb;
320 int desc_idx;
321 u32 len_stat;
322 unsigned int len;
323 void *buf;
324
325 desc_idx = priv->rx_curr_desc;
326 desc = &priv->rx_desc_cpu[desc_idx];
327
328 /* make sure we actually read the descriptor status at
329 * each loop */
330 rmb();
331
332 len_stat = desc->len_stat;
333
334 /* break if dma ownership belongs to hw */
335 if (len_stat & DMADESC_OWNER_MASK)
336 break;
337
338 processed++;
339 priv->rx_curr_desc++;
340 if (priv->rx_curr_desc == priv->rx_ring_size)
341 priv->rx_curr_desc = 0;
342
343 /* if the packet does not have start of packet _and_
344 * end of packet flag set, then just recycle it */
345 if ((len_stat & (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) !=
346 (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) {
347 dev->stats.rx_dropped++;
348 continue;
349 }
350
351 /* recycle packet if it's marked as bad */
352 if (!priv->enet_is_sw &&
353 unlikely(len_stat & DMADESC_ERR_MASK)) {
354 dev->stats.rx_errors++;
355
356 if (len_stat & DMADESC_OVSIZE_MASK)
357 dev->stats.rx_length_errors++;
358 if (len_stat & DMADESC_CRC_MASK)
359 dev->stats.rx_crc_errors++;
360 if (len_stat & DMADESC_UNDER_MASK)
361 dev->stats.rx_frame_errors++;
362 if (len_stat & DMADESC_OV_MASK)
363 dev->stats.rx_fifo_errors++;
364 continue;
365 }
366
367 /* valid packet */
368 buf = priv->rx_buf[desc_idx];
369 len = (len_stat & DMADESC_LENGTH_MASK) >> DMADESC_LENGTH_SHIFT;
370 /* don't include FCS */
371 len -= 4;
372
373 if (len < copybreak) {
374 skb = napi_alloc_skb(&priv->napi, len);
375 if (unlikely(!skb)) {
376 /* forget packet, just rearm desc */
377 dev->stats.rx_dropped++;
378 continue;
379 }
380
381 dma_sync_single_for_cpu(kdev, desc->address,
382 len, DMA_FROM_DEVICE);
383 memcpy(skb->data, buf + priv->rx_buf_offset, len);
384 dma_sync_single_for_device(kdev, desc->address,
385 len, DMA_FROM_DEVICE);
386 } else {
387 dma_unmap_single(kdev, desc->address,
388 priv->rx_buf_size, DMA_FROM_DEVICE);
389 priv->rx_buf[desc_idx] = NULL;
390
391 skb = napi_build_skb(buf, priv->rx_frag_size);
392 if (unlikely(!skb)) {
393 skb_free_frag(buf);
394 dev->stats.rx_dropped++;
395 continue;
396 }
397 skb_reserve(skb, priv->rx_buf_offset);
398 }
399
400 skb_put(skb, len);
401 skb->protocol = eth_type_trans(skb, dev);
402 dev->stats.rx_packets++;
403 dev->stats.rx_bytes += len;
404 list_add_tail(&skb->list, &rx_list);
405
406 } while (processed < budget);
407
408 netif_receive_skb_list(&rx_list);
409 priv->rx_desc_count -= processed;
410
411 if (processed || !priv->rx_desc_count) {
412 bcm_enet_refill_rx(dev, true);
413
414 /* kick rx dma */
415 enet_dmac_writel(priv, priv->dma_chan_en_mask,
416 ENETDMAC_CHANCFG, priv->rx_chan);
417 }
418
419 return processed;
420}
421
422
423/*
424 * try to or force reclaim of transmitted buffers
425 */
426static int bcm_enet_tx_reclaim(struct net_device *dev, int force, int budget)
427{
428 struct bcm_enet_priv *priv;
429 unsigned int bytes;
430 int released;
431
432 priv = netdev_priv(dev);
433 bytes = 0;
434 released = 0;
435
436 while (priv->tx_desc_count < priv->tx_ring_size) {
437 struct bcm_enet_desc *desc;
438 struct sk_buff *skb;
439
440 /* We run in a bh and fight against start_xmit, which
441 * is called with bh disabled */
442 spin_lock(&priv->tx_lock);
443
444 desc = &priv->tx_desc_cpu[priv->tx_dirty_desc];
445
446 if (!force && (desc->len_stat & DMADESC_OWNER_MASK)) {
447 spin_unlock(&priv->tx_lock);
448 break;
449 }
450
451 /* ensure other field of the descriptor were not read
452 * before we checked ownership */
453 rmb();
454
455 skb = priv->tx_skb[priv->tx_dirty_desc];
456 priv->tx_skb[priv->tx_dirty_desc] = NULL;
457 dma_unmap_single(&priv->pdev->dev, desc->address, skb->len,
458 DMA_TO_DEVICE);
459
460 priv->tx_dirty_desc++;
461 if (priv->tx_dirty_desc == priv->tx_ring_size)
462 priv->tx_dirty_desc = 0;
463 priv->tx_desc_count++;
464
465 spin_unlock(&priv->tx_lock);
466
467 if (desc->len_stat & DMADESC_UNDER_MASK)
468 dev->stats.tx_errors++;
469
470 bytes += skb->len;
471 napi_consume_skb(skb, budget);
472 released++;
473 }
474
475 netdev_completed_queue(dev, released, bytes);
476
477 if (netif_queue_stopped(dev) && released)
478 netif_wake_queue(dev);
479
480 return released;
481}
482
483/*
484 * poll func, called by network core
485 */
486static int bcm_enet_poll(struct napi_struct *napi, int budget)
487{
488 struct bcm_enet_priv *priv;
489 struct net_device *dev;
490 int rx_work_done;
491
492 priv = container_of(napi, struct bcm_enet_priv, napi);
493 dev = priv->net_dev;
494
495 /* ack interrupts */
496 enet_dmac_writel(priv, priv->dma_chan_int_mask,
497 ENETDMAC_IR, priv->rx_chan);
498 enet_dmac_writel(priv, priv->dma_chan_int_mask,
499 ENETDMAC_IR, priv->tx_chan);
500
501 /* reclaim sent skb */
502 bcm_enet_tx_reclaim(dev, 0, budget);
503
504 spin_lock(&priv->rx_lock);
505 rx_work_done = bcm_enet_receive_queue(dev, budget);
506 spin_unlock(&priv->rx_lock);
507
508 if (rx_work_done >= budget) {
509 /* rx queue is not yet empty/clean */
510 return rx_work_done;
511 }
512
513 /* no more packet in rx/tx queue, remove device from poll
514 * queue */
515 napi_complete_done(napi, rx_work_done);
516
517 /* restore rx/tx interrupt */
518 enet_dmac_writel(priv, priv->dma_chan_int_mask,
519 ENETDMAC_IRMASK, priv->rx_chan);
520 enet_dmac_writel(priv, priv->dma_chan_int_mask,
521 ENETDMAC_IRMASK, priv->tx_chan);
522
523 return rx_work_done;
524}
525
526/*
527 * mac interrupt handler
528 */
529static irqreturn_t bcm_enet_isr_mac(int irq, void *dev_id)
530{
531 struct net_device *dev;
532 struct bcm_enet_priv *priv;
533 u32 stat;
534
535 dev = dev_id;
536 priv = netdev_priv(dev);
537
538 stat = enet_readl(priv, ENET_IR_REG);
539 if (!(stat & ENET_IR_MIB))
540 return IRQ_NONE;
541
542 /* clear & mask interrupt */
543 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
544 enet_writel(priv, 0, ENET_IRMASK_REG);
545
546 /* read mib registers in workqueue */
547 schedule_work(&priv->mib_update_task);
548
549 return IRQ_HANDLED;
550}
551
552/*
553 * rx/tx dma interrupt handler
554 */
555static irqreturn_t bcm_enet_isr_dma(int irq, void *dev_id)
556{
557 struct net_device *dev;
558 struct bcm_enet_priv *priv;
559
560 dev = dev_id;
561 priv = netdev_priv(dev);
562
563 /* mask rx/tx interrupts */
564 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
565 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
566
567 napi_schedule(&priv->napi);
568
569 return IRQ_HANDLED;
570}
571
572/*
573 * tx request callback
574 */
575static netdev_tx_t
576bcm_enet_start_xmit(struct sk_buff *skb, struct net_device *dev)
577{
578 struct bcm_enet_priv *priv;
579 struct bcm_enet_desc *desc;
580 u32 len_stat;
581 netdev_tx_t ret;
582
583 priv = netdev_priv(dev);
584
585 /* lock against tx reclaim */
586 spin_lock(&priv->tx_lock);
587
588 /* make sure the tx hw queue is not full, should not happen
589 * since we stop queue before it's the case */
590 if (unlikely(!priv->tx_desc_count)) {
591 netif_stop_queue(dev);
592 dev_err(&priv->pdev->dev, "xmit called with no tx desc "
593 "available?\n");
594 ret = NETDEV_TX_BUSY;
595 goto out_unlock;
596 }
597
598 /* pad small packets sent on a switch device */
599 if (priv->enet_is_sw && skb->len < 64) {
600 int needed = 64 - skb->len;
601 char *data;
602
603 if (unlikely(skb_tailroom(skb) < needed)) {
604 struct sk_buff *nskb;
605
606 nskb = skb_copy_expand(skb, 0, needed, GFP_ATOMIC);
607 if (!nskb) {
608 ret = NETDEV_TX_BUSY;
609 goto out_unlock;
610 }
611 dev_kfree_skb(skb);
612 skb = nskb;
613 }
614 data = skb_put_zero(skb, needed);
615 }
616
617 /* point to the next available desc */
618 desc = &priv->tx_desc_cpu[priv->tx_curr_desc];
619 priv->tx_skb[priv->tx_curr_desc] = skb;
620
621 /* fill descriptor */
622 desc->address = dma_map_single(&priv->pdev->dev, skb->data, skb->len,
623 DMA_TO_DEVICE);
624
625 len_stat = (skb->len << DMADESC_LENGTH_SHIFT) & DMADESC_LENGTH_MASK;
626 len_stat |= (DMADESC_ESOP_MASK >> priv->dma_desc_shift) |
627 DMADESC_APPEND_CRC |
628 DMADESC_OWNER_MASK;
629
630 priv->tx_curr_desc++;
631 if (priv->tx_curr_desc == priv->tx_ring_size) {
632 priv->tx_curr_desc = 0;
633 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
634 }
635 priv->tx_desc_count--;
636
637 /* dma might be already polling, make sure we update desc
638 * fields in correct order */
639 wmb();
640 desc->len_stat = len_stat;
641 wmb();
642
643 netdev_sent_queue(dev, skb->len);
644
645 /* kick tx dma */
646 if (!netdev_xmit_more() || !priv->tx_desc_count)
647 enet_dmac_writel(priv, priv->dma_chan_en_mask,
648 ENETDMAC_CHANCFG, priv->tx_chan);
649
650 /* stop queue if no more desc available */
651 if (!priv->tx_desc_count)
652 netif_stop_queue(dev);
653
654 dev->stats.tx_bytes += skb->len;
655 dev->stats.tx_packets++;
656 ret = NETDEV_TX_OK;
657
658out_unlock:
659 spin_unlock(&priv->tx_lock);
660 return ret;
661}
662
663/*
664 * Change the interface's mac address.
665 */
666static int bcm_enet_set_mac_address(struct net_device *dev, void *p)
667{
668 struct bcm_enet_priv *priv;
669 struct sockaddr *addr = p;
670 u32 val;
671
672 priv = netdev_priv(dev);
673 eth_hw_addr_set(dev, addr->sa_data);
674
675 /* use perfect match register 0 to store my mac address */
676 val = (dev->dev_addr[2] << 24) | (dev->dev_addr[3] << 16) |
677 (dev->dev_addr[4] << 8) | dev->dev_addr[5];
678 enet_writel(priv, val, ENET_PML_REG(0));
679
680 val = (dev->dev_addr[0] << 8 | dev->dev_addr[1]);
681 val |= ENET_PMH_DATAVALID_MASK;
682 enet_writel(priv, val, ENET_PMH_REG(0));
683
684 return 0;
685}
686
687/*
688 * Change rx mode (promiscuous/allmulti) and update multicast list
689 */
690static void bcm_enet_set_multicast_list(struct net_device *dev)
691{
692 struct bcm_enet_priv *priv;
693 struct netdev_hw_addr *ha;
694 u32 val;
695 int i;
696
697 priv = netdev_priv(dev);
698
699 val = enet_readl(priv, ENET_RXCFG_REG);
700
701 if (dev->flags & IFF_PROMISC)
702 val |= ENET_RXCFG_PROMISC_MASK;
703 else
704 val &= ~ENET_RXCFG_PROMISC_MASK;
705
706 /* only 3 perfect match registers left, first one is used for
707 * own mac address */
708 if ((dev->flags & IFF_ALLMULTI) || netdev_mc_count(dev) > 3)
709 val |= ENET_RXCFG_ALLMCAST_MASK;
710 else
711 val &= ~ENET_RXCFG_ALLMCAST_MASK;
712
713 /* no need to set perfect match registers if we catch all
714 * multicast */
715 if (val & ENET_RXCFG_ALLMCAST_MASK) {
716 enet_writel(priv, val, ENET_RXCFG_REG);
717 return;
718 }
719
720 i = 0;
721 netdev_for_each_mc_addr(ha, dev) {
722 u8 *dmi_addr;
723 u32 tmp;
724
725 if (i == 3)
726 break;
727 /* update perfect match registers */
728 dmi_addr = ha->addr;
729 tmp = (dmi_addr[2] << 24) | (dmi_addr[3] << 16) |
730 (dmi_addr[4] << 8) | dmi_addr[5];
731 enet_writel(priv, tmp, ENET_PML_REG(i + 1));
732
733 tmp = (dmi_addr[0] << 8 | dmi_addr[1]);
734 tmp |= ENET_PMH_DATAVALID_MASK;
735 enet_writel(priv, tmp, ENET_PMH_REG(i++ + 1));
736 }
737
738 for (; i < 3; i++) {
739 enet_writel(priv, 0, ENET_PML_REG(i + 1));
740 enet_writel(priv, 0, ENET_PMH_REG(i + 1));
741 }
742
743 enet_writel(priv, val, ENET_RXCFG_REG);
744}
745
746/*
747 * set mac duplex parameters
748 */
749static void bcm_enet_set_duplex(struct bcm_enet_priv *priv, int fullduplex)
750{
751 u32 val;
752
753 val = enet_readl(priv, ENET_TXCTL_REG);
754 if (fullduplex)
755 val |= ENET_TXCTL_FD_MASK;
756 else
757 val &= ~ENET_TXCTL_FD_MASK;
758 enet_writel(priv, val, ENET_TXCTL_REG);
759}
760
761/*
762 * set mac flow control parameters
763 */
764static void bcm_enet_set_flow(struct bcm_enet_priv *priv, int rx_en, int tx_en)
765{
766 u32 val;
767
768 /* rx flow control (pause frame handling) */
769 val = enet_readl(priv, ENET_RXCFG_REG);
770 if (rx_en)
771 val |= ENET_RXCFG_ENFLOW_MASK;
772 else
773 val &= ~ENET_RXCFG_ENFLOW_MASK;
774 enet_writel(priv, val, ENET_RXCFG_REG);
775
776 if (!priv->dma_has_sram)
777 return;
778
779 /* tx flow control (pause frame generation) */
780 val = enet_dma_readl(priv, ENETDMA_CFG_REG);
781 if (tx_en)
782 val |= ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
783 else
784 val &= ~ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
785 enet_dma_writel(priv, val, ENETDMA_CFG_REG);
786}
787
788/*
789 * link changed callback (from phylib)
790 */
791static void bcm_enet_adjust_phy_link(struct net_device *dev)
792{
793 struct bcm_enet_priv *priv;
794 struct phy_device *phydev;
795 int status_changed;
796
797 priv = netdev_priv(dev);
798 phydev = dev->phydev;
799 status_changed = 0;
800
801 if (priv->old_link != phydev->link) {
802 status_changed = 1;
803 priv->old_link = phydev->link;
804 }
805
806 /* reflect duplex change in mac configuration */
807 if (phydev->link && phydev->duplex != priv->old_duplex) {
808 bcm_enet_set_duplex(priv,
809 (phydev->duplex == DUPLEX_FULL) ? 1 : 0);
810 status_changed = 1;
811 priv->old_duplex = phydev->duplex;
812 }
813
814 /* enable flow control if remote advertise it (trust phylib to
815 * check that duplex is full */
816 if (phydev->link && phydev->pause != priv->old_pause) {
817 int rx_pause_en, tx_pause_en;
818
819 if (phydev->pause) {
820 /* pause was advertised by lpa and us */
821 rx_pause_en = 1;
822 tx_pause_en = 1;
823 } else if (!priv->pause_auto) {
824 /* pause setting overridden by user */
825 rx_pause_en = priv->pause_rx;
826 tx_pause_en = priv->pause_tx;
827 } else {
828 rx_pause_en = 0;
829 tx_pause_en = 0;
830 }
831
832 bcm_enet_set_flow(priv, rx_pause_en, tx_pause_en);
833 status_changed = 1;
834 priv->old_pause = phydev->pause;
835 }
836
837 if (status_changed) {
838 pr_info("%s: link %s", dev->name, phydev->link ?
839 "UP" : "DOWN");
840 if (phydev->link)
841 pr_cont(" - %d/%s - flow control %s", phydev->speed,
842 DUPLEX_FULL == phydev->duplex ? "full" : "half",
843 phydev->pause == 1 ? "rx&tx" : "off");
844
845 pr_cont("\n");
846 }
847}
848
849/*
850 * link changed callback (if phylib is not used)
851 */
852static void bcm_enet_adjust_link(struct net_device *dev)
853{
854 struct bcm_enet_priv *priv;
855
856 priv = netdev_priv(dev);
857 bcm_enet_set_duplex(priv, priv->force_duplex_full);
858 bcm_enet_set_flow(priv, priv->pause_rx, priv->pause_tx);
859 netif_carrier_on(dev);
860
861 pr_info("%s: link forced UP - %d/%s - flow control %s/%s\n",
862 dev->name,
863 priv->force_speed_100 ? 100 : 10,
864 priv->force_duplex_full ? "full" : "half",
865 priv->pause_rx ? "rx" : "off",
866 priv->pause_tx ? "tx" : "off");
867}
868
869static void bcm_enet_free_rx_buf_ring(struct device *kdev, struct bcm_enet_priv *priv)
870{
871 int i;
872
873 for (i = 0; i < priv->rx_ring_size; i++) {
874 struct bcm_enet_desc *desc;
875
876 if (!priv->rx_buf[i])
877 continue;
878
879 desc = &priv->rx_desc_cpu[i];
880 dma_unmap_single(kdev, desc->address, priv->rx_buf_size,
881 DMA_FROM_DEVICE);
882 skb_free_frag(priv->rx_buf[i]);
883 }
884 kfree(priv->rx_buf);
885}
886
887/*
888 * open callback, allocate dma rings & buffers and start rx operation
889 */
890static int bcm_enet_open(struct net_device *dev)
891{
892 struct bcm_enet_priv *priv;
893 struct sockaddr addr;
894 struct device *kdev;
895 struct phy_device *phydev;
896 int i, ret;
897 unsigned int size;
898 char phy_id[MII_BUS_ID_SIZE + 3];
899 void *p;
900 u32 val;
901
902 priv = netdev_priv(dev);
903 kdev = &priv->pdev->dev;
904
905 if (priv->has_phy) {
906 /* connect to PHY */
907 snprintf(phy_id, sizeof(phy_id), PHY_ID_FMT,
908 priv->mii_bus->id, priv->phy_id);
909
910 phydev = phy_connect(dev, phy_id, bcm_enet_adjust_phy_link,
911 PHY_INTERFACE_MODE_MII);
912
913 if (IS_ERR(phydev)) {
914 dev_err(kdev, "could not attach to PHY\n");
915 return PTR_ERR(phydev);
916 }
917
918 /* mask with MAC supported features */
919 phy_support_sym_pause(phydev);
920 phy_set_max_speed(phydev, SPEED_100);
921 phy_set_sym_pause(phydev, priv->pause_rx, priv->pause_rx,
922 priv->pause_auto);
923
924 phy_attached_info(phydev);
925
926 priv->old_link = 0;
927 priv->old_duplex = -1;
928 priv->old_pause = -1;
929 } else {
930 phydev = NULL;
931 }
932
933 /* mask all interrupts and request them */
934 enet_writel(priv, 0, ENET_IRMASK_REG);
935 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
936 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
937
938 ret = request_irq(dev->irq, bcm_enet_isr_mac, 0, dev->name, dev);
939 if (ret)
940 goto out_phy_disconnect;
941
942 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma, 0,
943 dev->name, dev);
944 if (ret)
945 goto out_freeirq;
946
947 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
948 0, dev->name, dev);
949 if (ret)
950 goto out_freeirq_rx;
951
952 /* initialize perfect match registers */
953 for (i = 0; i < 4; i++) {
954 enet_writel(priv, 0, ENET_PML_REG(i));
955 enet_writel(priv, 0, ENET_PMH_REG(i));
956 }
957
958 /* write device mac address */
959 memcpy(addr.sa_data, dev->dev_addr, ETH_ALEN);
960 bcm_enet_set_mac_address(dev, &addr);
961
962 /* allocate rx dma ring */
963 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
964 p = dma_alloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
965 if (!p) {
966 ret = -ENOMEM;
967 goto out_freeirq_tx;
968 }
969
970 priv->rx_desc_alloc_size = size;
971 priv->rx_desc_cpu = p;
972
973 /* allocate tx dma ring */
974 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
975 p = dma_alloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
976 if (!p) {
977 ret = -ENOMEM;
978 goto out_free_rx_ring;
979 }
980
981 priv->tx_desc_alloc_size = size;
982 priv->tx_desc_cpu = p;
983
984 priv->tx_skb = kcalloc(priv->tx_ring_size, sizeof(struct sk_buff *),
985 GFP_KERNEL);
986 if (!priv->tx_skb) {
987 ret = -ENOMEM;
988 goto out_free_tx_ring;
989 }
990
991 priv->tx_desc_count = priv->tx_ring_size;
992 priv->tx_dirty_desc = 0;
993 priv->tx_curr_desc = 0;
994 spin_lock_init(&priv->tx_lock);
995
996 /* init & fill rx ring with buffers */
997 priv->rx_buf = kcalloc(priv->rx_ring_size, sizeof(void *),
998 GFP_KERNEL);
999 if (!priv->rx_buf) {
1000 ret = -ENOMEM;
1001 goto out_free_tx_skb;
1002 }
1003
1004 priv->rx_desc_count = 0;
1005 priv->rx_dirty_desc = 0;
1006 priv->rx_curr_desc = 0;
1007
1008 /* initialize flow control buffer allocation */
1009 if (priv->dma_has_sram)
1010 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
1011 ENETDMA_BUFALLOC_REG(priv->rx_chan));
1012 else
1013 enet_dmac_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
1014 ENETDMAC_BUFALLOC, priv->rx_chan);
1015
1016 if (bcm_enet_refill_rx(dev, false)) {
1017 dev_err(kdev, "cannot allocate rx buffer queue\n");
1018 ret = -ENOMEM;
1019 goto out;
1020 }
1021
1022 /* write rx & tx ring addresses */
1023 if (priv->dma_has_sram) {
1024 enet_dmas_writel(priv, priv->rx_desc_dma,
1025 ENETDMAS_RSTART_REG, priv->rx_chan);
1026 enet_dmas_writel(priv, priv->tx_desc_dma,
1027 ENETDMAS_RSTART_REG, priv->tx_chan);
1028 } else {
1029 enet_dmac_writel(priv, priv->rx_desc_dma,
1030 ENETDMAC_RSTART, priv->rx_chan);
1031 enet_dmac_writel(priv, priv->tx_desc_dma,
1032 ENETDMAC_RSTART, priv->tx_chan);
1033 }
1034
1035 /* clear remaining state ram for rx & tx channel */
1036 if (priv->dma_has_sram) {
1037 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
1038 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
1039 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
1040 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
1041 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
1042 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
1043 } else {
1044 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->rx_chan);
1045 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->tx_chan);
1046 }
1047
1048 /* set max rx/tx length */
1049 enet_writel(priv, priv->hw_mtu, ENET_RXMAXLEN_REG);
1050 enet_writel(priv, priv->hw_mtu, ENET_TXMAXLEN_REG);
1051
1052 /* set dma maximum burst len */
1053 enet_dmac_writel(priv, priv->dma_maxburst,
1054 ENETDMAC_MAXBURST, priv->rx_chan);
1055 enet_dmac_writel(priv, priv->dma_maxburst,
1056 ENETDMAC_MAXBURST, priv->tx_chan);
1057
1058 /* set correct transmit fifo watermark */
1059 enet_writel(priv, BCMENET_TX_FIFO_TRESH, ENET_TXWMARK_REG);
1060
1061 /* set flow control low/high threshold to 1/3 / 2/3 */
1062 if (priv->dma_has_sram) {
1063 val = priv->rx_ring_size / 3;
1064 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
1065 val = (priv->rx_ring_size * 2) / 3;
1066 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
1067 } else {
1068 enet_dmac_writel(priv, 5, ENETDMAC_FC, priv->rx_chan);
1069 enet_dmac_writel(priv, priv->rx_ring_size, ENETDMAC_LEN, priv->rx_chan);
1070 enet_dmac_writel(priv, priv->tx_ring_size, ENETDMAC_LEN, priv->tx_chan);
1071 }
1072
1073 /* all set, enable mac and interrupts, start dma engine and
1074 * kick rx dma channel */
1075 wmb();
1076 val = enet_readl(priv, ENET_CTL_REG);
1077 val |= ENET_CTL_ENABLE_MASK;
1078 enet_writel(priv, val, ENET_CTL_REG);
1079 if (priv->dma_has_sram)
1080 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
1081 enet_dmac_writel(priv, priv->dma_chan_en_mask,
1082 ENETDMAC_CHANCFG, priv->rx_chan);
1083
1084 /* watch "mib counters about to overflow" interrupt */
1085 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
1086 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1087
1088 /* watch "packet transferred" interrupt in rx and tx */
1089 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1090 ENETDMAC_IR, priv->rx_chan);
1091 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1092 ENETDMAC_IR, priv->tx_chan);
1093
1094 /* make sure we enable napi before rx interrupt */
1095 napi_enable(&priv->napi);
1096
1097 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1098 ENETDMAC_IRMASK, priv->rx_chan);
1099 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1100 ENETDMAC_IRMASK, priv->tx_chan);
1101
1102 if (phydev)
1103 phy_start(phydev);
1104 else
1105 bcm_enet_adjust_link(dev);
1106
1107 netif_start_queue(dev);
1108 return 0;
1109
1110out:
1111 bcm_enet_free_rx_buf_ring(kdev, priv);
1112
1113out_free_tx_skb:
1114 kfree(priv->tx_skb);
1115
1116out_free_tx_ring:
1117 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1118 priv->tx_desc_cpu, priv->tx_desc_dma);
1119
1120out_free_rx_ring:
1121 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1122 priv->rx_desc_cpu, priv->rx_desc_dma);
1123
1124out_freeirq_tx:
1125 free_irq(priv->irq_tx, dev);
1126
1127out_freeirq_rx:
1128 free_irq(priv->irq_rx, dev);
1129
1130out_freeirq:
1131 free_irq(dev->irq, dev);
1132
1133out_phy_disconnect:
1134 if (phydev)
1135 phy_disconnect(phydev);
1136
1137 return ret;
1138}
1139
1140/*
1141 * disable mac
1142 */
1143static void bcm_enet_disable_mac(struct bcm_enet_priv *priv)
1144{
1145 int limit;
1146 u32 val;
1147
1148 val = enet_readl(priv, ENET_CTL_REG);
1149 val |= ENET_CTL_DISABLE_MASK;
1150 enet_writel(priv, val, ENET_CTL_REG);
1151
1152 limit = 1000;
1153 do {
1154 u32 val;
1155
1156 val = enet_readl(priv, ENET_CTL_REG);
1157 if (!(val & ENET_CTL_DISABLE_MASK))
1158 break;
1159 udelay(1);
1160 } while (limit--);
1161}
1162
1163/*
1164 * disable dma in given channel
1165 */
1166static void bcm_enet_disable_dma(struct bcm_enet_priv *priv, int chan)
1167{
1168 int limit;
1169
1170 enet_dmac_writel(priv, 0, ENETDMAC_CHANCFG, chan);
1171
1172 limit = 1000;
1173 do {
1174 u32 val;
1175
1176 val = enet_dmac_readl(priv, ENETDMAC_CHANCFG, chan);
1177 if (!(val & ENETDMAC_CHANCFG_EN_MASK))
1178 break;
1179 udelay(1);
1180 } while (limit--);
1181}
1182
1183/*
1184 * stop callback
1185 */
1186static int bcm_enet_stop(struct net_device *dev)
1187{
1188 struct bcm_enet_priv *priv;
1189 struct device *kdev;
1190
1191 priv = netdev_priv(dev);
1192 kdev = &priv->pdev->dev;
1193
1194 netif_stop_queue(dev);
1195 napi_disable(&priv->napi);
1196 if (priv->has_phy)
1197 phy_stop(dev->phydev);
1198 del_timer_sync(&priv->rx_timeout);
1199
1200 /* mask all interrupts */
1201 enet_writel(priv, 0, ENET_IRMASK_REG);
1202 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
1203 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
1204
1205 /* make sure no mib update is scheduled */
1206 cancel_work_sync(&priv->mib_update_task);
1207
1208 /* disable dma & mac */
1209 bcm_enet_disable_dma(priv, priv->tx_chan);
1210 bcm_enet_disable_dma(priv, priv->rx_chan);
1211 bcm_enet_disable_mac(priv);
1212
1213 /* force reclaim of all tx buffers */
1214 bcm_enet_tx_reclaim(dev, 1, 0);
1215
1216 /* free the rx buffer ring */
1217 bcm_enet_free_rx_buf_ring(kdev, priv);
1218
1219 /* free remaining allocated memory */
1220 kfree(priv->tx_skb);
1221 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1222 priv->rx_desc_cpu, priv->rx_desc_dma);
1223 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1224 priv->tx_desc_cpu, priv->tx_desc_dma);
1225 free_irq(priv->irq_tx, dev);
1226 free_irq(priv->irq_rx, dev);
1227 free_irq(dev->irq, dev);
1228
1229 /* release phy */
1230 if (priv->has_phy)
1231 phy_disconnect(dev->phydev);
1232
1233 /* reset BQL after forced tx reclaim to prevent kernel panic */
1234 netdev_reset_queue(dev);
1235
1236 return 0;
1237}
1238
1239/*
1240 * ethtool callbacks
1241 */
1242struct bcm_enet_stats {
1243 char stat_string[ETH_GSTRING_LEN];
1244 int sizeof_stat;
1245 int stat_offset;
1246 int mib_reg;
1247};
1248
1249#define GEN_STAT(m) sizeof(((struct bcm_enet_priv *)0)->m), \
1250 offsetof(struct bcm_enet_priv, m)
1251#define DEV_STAT(m) sizeof(((struct net_device_stats *)0)->m), \
1252 offsetof(struct net_device_stats, m)
1253
1254static const struct bcm_enet_stats bcm_enet_gstrings_stats[] = {
1255 { "rx_packets", DEV_STAT(rx_packets), -1 },
1256 { "tx_packets", DEV_STAT(tx_packets), -1 },
1257 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
1258 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
1259 { "rx_errors", DEV_STAT(rx_errors), -1 },
1260 { "tx_errors", DEV_STAT(tx_errors), -1 },
1261 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
1262 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
1263
1264 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETH_MIB_RX_GD_OCTETS},
1265 { "rx_good_pkts", GEN_STAT(mib.rx_gd_pkts), ETH_MIB_RX_GD_PKTS },
1266 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETH_MIB_RX_BRDCAST },
1267 { "rx_multicast", GEN_STAT(mib.rx_mult), ETH_MIB_RX_MULT },
1268 { "rx_64_octets", GEN_STAT(mib.rx_64), ETH_MIB_RX_64 },
1269 { "rx_65_127_oct", GEN_STAT(mib.rx_65_127), ETH_MIB_RX_65_127 },
1270 { "rx_128_255_oct", GEN_STAT(mib.rx_128_255), ETH_MIB_RX_128_255 },
1271 { "rx_256_511_oct", GEN_STAT(mib.rx_256_511), ETH_MIB_RX_256_511 },
1272 { "rx_512_1023_oct", GEN_STAT(mib.rx_512_1023), ETH_MIB_RX_512_1023 },
1273 { "rx_1024_max_oct", GEN_STAT(mib.rx_1024_max), ETH_MIB_RX_1024_MAX },
1274 { "rx_jabber", GEN_STAT(mib.rx_jab), ETH_MIB_RX_JAB },
1275 { "rx_oversize", GEN_STAT(mib.rx_ovr), ETH_MIB_RX_OVR },
1276 { "rx_fragment", GEN_STAT(mib.rx_frag), ETH_MIB_RX_FRAG },
1277 { "rx_dropped", GEN_STAT(mib.rx_drop), ETH_MIB_RX_DROP },
1278 { "rx_crc_align", GEN_STAT(mib.rx_crc_align), ETH_MIB_RX_CRC_ALIGN },
1279 { "rx_undersize", GEN_STAT(mib.rx_und), ETH_MIB_RX_UND },
1280 { "rx_crc", GEN_STAT(mib.rx_crc), ETH_MIB_RX_CRC },
1281 { "rx_align", GEN_STAT(mib.rx_align), ETH_MIB_RX_ALIGN },
1282 { "rx_symbol_error", GEN_STAT(mib.rx_sym), ETH_MIB_RX_SYM },
1283 { "rx_pause", GEN_STAT(mib.rx_pause), ETH_MIB_RX_PAUSE },
1284 { "rx_control", GEN_STAT(mib.rx_cntrl), ETH_MIB_RX_CNTRL },
1285
1286 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETH_MIB_TX_GD_OCTETS },
1287 { "tx_good_pkts", GEN_STAT(mib.tx_gd_pkts), ETH_MIB_TX_GD_PKTS },
1288 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETH_MIB_TX_BRDCAST },
1289 { "tx_multicast", GEN_STAT(mib.tx_mult), ETH_MIB_TX_MULT },
1290 { "tx_64_oct", GEN_STAT(mib.tx_64), ETH_MIB_TX_64 },
1291 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETH_MIB_TX_65_127 },
1292 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETH_MIB_TX_128_255 },
1293 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETH_MIB_TX_256_511 },
1294 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETH_MIB_TX_512_1023},
1295 { "tx_1024_max_oct", GEN_STAT(mib.tx_1024_max), ETH_MIB_TX_1024_MAX },
1296 { "tx_jabber", GEN_STAT(mib.tx_jab), ETH_MIB_TX_JAB },
1297 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETH_MIB_TX_OVR },
1298 { "tx_fragment", GEN_STAT(mib.tx_frag), ETH_MIB_TX_FRAG },
1299 { "tx_underrun", GEN_STAT(mib.tx_underrun), ETH_MIB_TX_UNDERRUN },
1300 { "tx_collisions", GEN_STAT(mib.tx_col), ETH_MIB_TX_COL },
1301 { "tx_single_collision", GEN_STAT(mib.tx_1_col), ETH_MIB_TX_1_COL },
1302 { "tx_multiple_collision", GEN_STAT(mib.tx_m_col), ETH_MIB_TX_M_COL },
1303 { "tx_excess_collision", GEN_STAT(mib.tx_ex_col), ETH_MIB_TX_EX_COL },
1304 { "tx_late_collision", GEN_STAT(mib.tx_late), ETH_MIB_TX_LATE },
1305 { "tx_deferred", GEN_STAT(mib.tx_def), ETH_MIB_TX_DEF },
1306 { "tx_carrier_sense", GEN_STAT(mib.tx_crs), ETH_MIB_TX_CRS },
1307 { "tx_pause", GEN_STAT(mib.tx_pause), ETH_MIB_TX_PAUSE },
1308
1309};
1310
1311#define BCM_ENET_STATS_LEN ARRAY_SIZE(bcm_enet_gstrings_stats)
1312
1313static const u32 unused_mib_regs[] = {
1314 ETH_MIB_TX_ALL_OCTETS,
1315 ETH_MIB_TX_ALL_PKTS,
1316 ETH_MIB_RX_ALL_OCTETS,
1317 ETH_MIB_RX_ALL_PKTS,
1318};
1319
1320
1321static void bcm_enet_get_drvinfo(struct net_device *netdev,
1322 struct ethtool_drvinfo *drvinfo)
1323{
1324 strscpy(drvinfo->driver, bcm_enet_driver_name, sizeof(drvinfo->driver));
1325 strscpy(drvinfo->bus_info, "bcm63xx", sizeof(drvinfo->bus_info));
1326}
1327
1328static int bcm_enet_get_sset_count(struct net_device *netdev,
1329 int string_set)
1330{
1331 switch (string_set) {
1332 case ETH_SS_STATS:
1333 return BCM_ENET_STATS_LEN;
1334 default:
1335 return -EINVAL;
1336 }
1337}
1338
1339static void bcm_enet_get_strings(struct net_device *netdev,
1340 u32 stringset, u8 *data)
1341{
1342 int i;
1343
1344 switch (stringset) {
1345 case ETH_SS_STATS:
1346 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1347 memcpy(data + i * ETH_GSTRING_LEN,
1348 bcm_enet_gstrings_stats[i].stat_string,
1349 ETH_GSTRING_LEN);
1350 }
1351 break;
1352 }
1353}
1354
1355static void update_mib_counters(struct bcm_enet_priv *priv)
1356{
1357 int i;
1358
1359 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1360 const struct bcm_enet_stats *s;
1361 u32 val;
1362 char *p;
1363
1364 s = &bcm_enet_gstrings_stats[i];
1365 if (s->mib_reg == -1)
1366 continue;
1367
1368 val = enet_readl(priv, ENET_MIB_REG(s->mib_reg));
1369 p = (char *)priv + s->stat_offset;
1370
1371 if (s->sizeof_stat == sizeof(u64))
1372 *(u64 *)p += val;
1373 else
1374 *(u32 *)p += val;
1375 }
1376
1377 /* also empty unused mib counters to make sure mib counter
1378 * overflow interrupt is cleared */
1379 for (i = 0; i < ARRAY_SIZE(unused_mib_regs); i++)
1380 (void)enet_readl(priv, ENET_MIB_REG(unused_mib_regs[i]));
1381}
1382
1383static void bcm_enet_update_mib_counters_defer(struct work_struct *t)
1384{
1385 struct bcm_enet_priv *priv;
1386
1387 priv = container_of(t, struct bcm_enet_priv, mib_update_task);
1388 mutex_lock(&priv->mib_update_lock);
1389 update_mib_counters(priv);
1390 mutex_unlock(&priv->mib_update_lock);
1391
1392 /* reenable mib interrupt */
1393 if (netif_running(priv->net_dev))
1394 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1395}
1396
1397static void bcm_enet_get_ethtool_stats(struct net_device *netdev,
1398 struct ethtool_stats *stats,
1399 u64 *data)
1400{
1401 struct bcm_enet_priv *priv;
1402 int i;
1403
1404 priv = netdev_priv(netdev);
1405
1406 mutex_lock(&priv->mib_update_lock);
1407 update_mib_counters(priv);
1408
1409 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1410 const struct bcm_enet_stats *s;
1411 char *p;
1412
1413 s = &bcm_enet_gstrings_stats[i];
1414 if (s->mib_reg == -1)
1415 p = (char *)&netdev->stats;
1416 else
1417 p = (char *)priv;
1418 p += s->stat_offset;
1419 data[i] = (s->sizeof_stat == sizeof(u64)) ?
1420 *(u64 *)p : *(u32 *)p;
1421 }
1422 mutex_unlock(&priv->mib_update_lock);
1423}
1424
1425static int bcm_enet_nway_reset(struct net_device *dev)
1426{
1427 struct bcm_enet_priv *priv;
1428
1429 priv = netdev_priv(dev);
1430 if (priv->has_phy)
1431 return phy_ethtool_nway_reset(dev);
1432
1433 return -EOPNOTSUPP;
1434}
1435
1436static int bcm_enet_get_link_ksettings(struct net_device *dev,
1437 struct ethtool_link_ksettings *cmd)
1438{
1439 struct bcm_enet_priv *priv;
1440 u32 supported, advertising;
1441
1442 priv = netdev_priv(dev);
1443
1444 if (priv->has_phy) {
1445 if (!dev->phydev)
1446 return -ENODEV;
1447
1448 phy_ethtool_ksettings_get(dev->phydev, cmd);
1449
1450 return 0;
1451 } else {
1452 cmd->base.autoneg = 0;
1453 cmd->base.speed = (priv->force_speed_100) ?
1454 SPEED_100 : SPEED_10;
1455 cmd->base.duplex = (priv->force_duplex_full) ?
1456 DUPLEX_FULL : DUPLEX_HALF;
1457 supported = ADVERTISED_10baseT_Half |
1458 ADVERTISED_10baseT_Full |
1459 ADVERTISED_100baseT_Half |
1460 ADVERTISED_100baseT_Full;
1461 advertising = 0;
1462 ethtool_convert_legacy_u32_to_link_mode(
1463 cmd->link_modes.supported, supported);
1464 ethtool_convert_legacy_u32_to_link_mode(
1465 cmd->link_modes.advertising, advertising);
1466 cmd->base.port = PORT_MII;
1467 }
1468 return 0;
1469}
1470
1471static int bcm_enet_set_link_ksettings(struct net_device *dev,
1472 const struct ethtool_link_ksettings *cmd)
1473{
1474 struct bcm_enet_priv *priv;
1475
1476 priv = netdev_priv(dev);
1477 if (priv->has_phy) {
1478 if (!dev->phydev)
1479 return -ENODEV;
1480 return phy_ethtool_ksettings_set(dev->phydev, cmd);
1481 } else {
1482
1483 if (cmd->base.autoneg ||
1484 (cmd->base.speed != SPEED_100 &&
1485 cmd->base.speed != SPEED_10) ||
1486 cmd->base.port != PORT_MII)
1487 return -EINVAL;
1488
1489 priv->force_speed_100 =
1490 (cmd->base.speed == SPEED_100) ? 1 : 0;
1491 priv->force_duplex_full =
1492 (cmd->base.duplex == DUPLEX_FULL) ? 1 : 0;
1493
1494 if (netif_running(dev))
1495 bcm_enet_adjust_link(dev);
1496 return 0;
1497 }
1498}
1499
1500static void
1501bcm_enet_get_ringparam(struct net_device *dev,
1502 struct ethtool_ringparam *ering,
1503 struct kernel_ethtool_ringparam *kernel_ering,
1504 struct netlink_ext_ack *extack)
1505{
1506 struct bcm_enet_priv *priv;
1507
1508 priv = netdev_priv(dev);
1509
1510 /* rx/tx ring is actually only limited by memory */
1511 ering->rx_max_pending = 8192;
1512 ering->tx_max_pending = 8192;
1513 ering->rx_pending = priv->rx_ring_size;
1514 ering->tx_pending = priv->tx_ring_size;
1515}
1516
1517static int bcm_enet_set_ringparam(struct net_device *dev,
1518 struct ethtool_ringparam *ering,
1519 struct kernel_ethtool_ringparam *kernel_ering,
1520 struct netlink_ext_ack *extack)
1521{
1522 struct bcm_enet_priv *priv;
1523 int was_running;
1524
1525 priv = netdev_priv(dev);
1526
1527 was_running = 0;
1528 if (netif_running(dev)) {
1529 bcm_enet_stop(dev);
1530 was_running = 1;
1531 }
1532
1533 priv->rx_ring_size = ering->rx_pending;
1534 priv->tx_ring_size = ering->tx_pending;
1535
1536 if (was_running) {
1537 int err;
1538
1539 err = bcm_enet_open(dev);
1540 if (err)
1541 dev_close(dev);
1542 else
1543 bcm_enet_set_multicast_list(dev);
1544 }
1545 return 0;
1546}
1547
1548static void bcm_enet_get_pauseparam(struct net_device *dev,
1549 struct ethtool_pauseparam *ecmd)
1550{
1551 struct bcm_enet_priv *priv;
1552
1553 priv = netdev_priv(dev);
1554 ecmd->autoneg = priv->pause_auto;
1555 ecmd->rx_pause = priv->pause_rx;
1556 ecmd->tx_pause = priv->pause_tx;
1557}
1558
1559static int bcm_enet_set_pauseparam(struct net_device *dev,
1560 struct ethtool_pauseparam *ecmd)
1561{
1562 struct bcm_enet_priv *priv;
1563
1564 priv = netdev_priv(dev);
1565
1566 if (priv->has_phy) {
1567 if (ecmd->autoneg && (ecmd->rx_pause != ecmd->tx_pause)) {
1568 /* asymetric pause mode not supported,
1569 * actually possible but integrated PHY has RO
1570 * asym_pause bit */
1571 return -EINVAL;
1572 }
1573 } else {
1574 /* no pause autoneg on direct mii connection */
1575 if (ecmd->autoneg)
1576 return -EINVAL;
1577 }
1578
1579 priv->pause_auto = ecmd->autoneg;
1580 priv->pause_rx = ecmd->rx_pause;
1581 priv->pause_tx = ecmd->tx_pause;
1582
1583 return 0;
1584}
1585
1586static const struct ethtool_ops bcm_enet_ethtool_ops = {
1587 .get_strings = bcm_enet_get_strings,
1588 .get_sset_count = bcm_enet_get_sset_count,
1589 .get_ethtool_stats = bcm_enet_get_ethtool_stats,
1590 .nway_reset = bcm_enet_nway_reset,
1591 .get_drvinfo = bcm_enet_get_drvinfo,
1592 .get_link = ethtool_op_get_link,
1593 .get_ringparam = bcm_enet_get_ringparam,
1594 .set_ringparam = bcm_enet_set_ringparam,
1595 .get_pauseparam = bcm_enet_get_pauseparam,
1596 .set_pauseparam = bcm_enet_set_pauseparam,
1597 .get_link_ksettings = bcm_enet_get_link_ksettings,
1598 .set_link_ksettings = bcm_enet_set_link_ksettings,
1599};
1600
1601static int bcm_enet_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
1602{
1603 struct bcm_enet_priv *priv;
1604
1605 priv = netdev_priv(dev);
1606 if (priv->has_phy) {
1607 if (!dev->phydev)
1608 return -ENODEV;
1609 return phy_mii_ioctl(dev->phydev, rq, cmd);
1610 } else {
1611 struct mii_if_info mii;
1612
1613 mii.dev = dev;
1614 mii.mdio_read = bcm_enet_mdio_read_mii;
1615 mii.mdio_write = bcm_enet_mdio_write_mii;
1616 mii.phy_id = 0;
1617 mii.phy_id_mask = 0x3f;
1618 mii.reg_num_mask = 0x1f;
1619 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
1620 }
1621}
1622
1623/*
1624 * adjust mtu, can't be called while device is running
1625 */
1626static int bcm_enet_change_mtu(struct net_device *dev, int new_mtu)
1627{
1628 struct bcm_enet_priv *priv = netdev_priv(dev);
1629 int actual_mtu = new_mtu;
1630
1631 if (netif_running(dev))
1632 return -EBUSY;
1633
1634 /* add ethernet header + vlan tag size */
1635 actual_mtu += VLAN_ETH_HLEN;
1636
1637 /*
1638 * setup maximum size before we get overflow mark in
1639 * descriptor, note that this will not prevent reception of
1640 * big frames, they will be split into multiple buffers
1641 * anyway
1642 */
1643 priv->hw_mtu = actual_mtu;
1644
1645 /*
1646 * align rx buffer size to dma burst len, account FCS since
1647 * it's appended
1648 */
1649 priv->rx_buf_size = ALIGN(actual_mtu + ETH_FCS_LEN,
1650 priv->dma_maxburst * 4);
1651
1652 priv->rx_frag_size = SKB_DATA_ALIGN(priv->rx_buf_offset + priv->rx_buf_size) +
1653 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
1654
1655 dev->mtu = new_mtu;
1656 return 0;
1657}
1658
1659/*
1660 * preinit hardware to allow mii operation while device is down
1661 */
1662static void bcm_enet_hw_preinit(struct bcm_enet_priv *priv)
1663{
1664 u32 val;
1665 int limit;
1666
1667 /* make sure mac is disabled */
1668 bcm_enet_disable_mac(priv);
1669
1670 /* soft reset mac */
1671 val = ENET_CTL_SRESET_MASK;
1672 enet_writel(priv, val, ENET_CTL_REG);
1673 wmb();
1674
1675 limit = 1000;
1676 do {
1677 val = enet_readl(priv, ENET_CTL_REG);
1678 if (!(val & ENET_CTL_SRESET_MASK))
1679 break;
1680 udelay(1);
1681 } while (limit--);
1682
1683 /* select correct mii interface */
1684 val = enet_readl(priv, ENET_CTL_REG);
1685 if (priv->use_external_mii)
1686 val |= ENET_CTL_EPHYSEL_MASK;
1687 else
1688 val &= ~ENET_CTL_EPHYSEL_MASK;
1689 enet_writel(priv, val, ENET_CTL_REG);
1690
1691 /* turn on mdc clock */
1692 enet_writel(priv, (0x1f << ENET_MIISC_MDCFREQDIV_SHIFT) |
1693 ENET_MIISC_PREAMBLEEN_MASK, ENET_MIISC_REG);
1694
1695 /* set mib counters to self-clear when read */
1696 val = enet_readl(priv, ENET_MIBCTL_REG);
1697 val |= ENET_MIBCTL_RDCLEAR_MASK;
1698 enet_writel(priv, val, ENET_MIBCTL_REG);
1699}
1700
1701static const struct net_device_ops bcm_enet_ops = {
1702 .ndo_open = bcm_enet_open,
1703 .ndo_stop = bcm_enet_stop,
1704 .ndo_start_xmit = bcm_enet_start_xmit,
1705 .ndo_set_mac_address = bcm_enet_set_mac_address,
1706 .ndo_set_rx_mode = bcm_enet_set_multicast_list,
1707 .ndo_eth_ioctl = bcm_enet_ioctl,
1708 .ndo_change_mtu = bcm_enet_change_mtu,
1709};
1710
1711/*
1712 * allocate netdevice, request register memory and register device.
1713 */
1714static int bcm_enet_probe(struct platform_device *pdev)
1715{
1716 struct bcm_enet_priv *priv;
1717 struct net_device *dev;
1718 struct bcm63xx_enet_platform_data *pd;
1719 int irq, irq_rx, irq_tx;
1720 struct mii_bus *bus;
1721 int i, ret;
1722
1723 if (!bcm_enet_shared_base[0])
1724 return -EPROBE_DEFER;
1725
1726 irq = platform_get_irq(pdev, 0);
1727 irq_rx = platform_get_irq(pdev, 1);
1728 irq_tx = platform_get_irq(pdev, 2);
1729 if (irq < 0 || irq_rx < 0 || irq_tx < 0)
1730 return -ENODEV;
1731
1732 dev = alloc_etherdev(sizeof(*priv));
1733 if (!dev)
1734 return -ENOMEM;
1735 priv = netdev_priv(dev);
1736
1737 priv->enet_is_sw = false;
1738 priv->dma_maxburst = BCMENET_DMA_MAXBURST;
1739 priv->rx_buf_offset = NET_SKB_PAD;
1740
1741 ret = bcm_enet_change_mtu(dev, dev->mtu);
1742 if (ret)
1743 goto out;
1744
1745 priv->base = devm_platform_ioremap_resource(pdev, 0);
1746 if (IS_ERR(priv->base)) {
1747 ret = PTR_ERR(priv->base);
1748 goto out;
1749 }
1750
1751 dev->irq = priv->irq = irq;
1752 priv->irq_rx = irq_rx;
1753 priv->irq_tx = irq_tx;
1754
1755 priv->mac_clk = devm_clk_get(&pdev->dev, "enet");
1756 if (IS_ERR(priv->mac_clk)) {
1757 ret = PTR_ERR(priv->mac_clk);
1758 goto out;
1759 }
1760 ret = clk_prepare_enable(priv->mac_clk);
1761 if (ret)
1762 goto out;
1763
1764 /* initialize default and fetch platform data */
1765 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
1766 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
1767
1768 pd = dev_get_platdata(&pdev->dev);
1769 if (pd) {
1770 eth_hw_addr_set(dev, pd->mac_addr);
1771 priv->has_phy = pd->has_phy;
1772 priv->phy_id = pd->phy_id;
1773 priv->has_phy_interrupt = pd->has_phy_interrupt;
1774 priv->phy_interrupt = pd->phy_interrupt;
1775 priv->use_external_mii = !pd->use_internal_phy;
1776 priv->pause_auto = pd->pause_auto;
1777 priv->pause_rx = pd->pause_rx;
1778 priv->pause_tx = pd->pause_tx;
1779 priv->force_duplex_full = pd->force_duplex_full;
1780 priv->force_speed_100 = pd->force_speed_100;
1781 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
1782 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
1783 priv->dma_chan_width = pd->dma_chan_width;
1784 priv->dma_has_sram = pd->dma_has_sram;
1785 priv->dma_desc_shift = pd->dma_desc_shift;
1786 priv->rx_chan = pd->rx_chan;
1787 priv->tx_chan = pd->tx_chan;
1788 }
1789
1790 if (priv->has_phy && !priv->use_external_mii) {
1791 /* using internal PHY, enable clock */
1792 priv->phy_clk = devm_clk_get(&pdev->dev, "ephy");
1793 if (IS_ERR(priv->phy_clk)) {
1794 ret = PTR_ERR(priv->phy_clk);
1795 priv->phy_clk = NULL;
1796 goto out_disable_clk_mac;
1797 }
1798 ret = clk_prepare_enable(priv->phy_clk);
1799 if (ret)
1800 goto out_disable_clk_mac;
1801 }
1802
1803 /* do minimal hardware init to be able to probe mii bus */
1804 bcm_enet_hw_preinit(priv);
1805
1806 /* MII bus registration */
1807 if (priv->has_phy) {
1808
1809 priv->mii_bus = mdiobus_alloc();
1810 if (!priv->mii_bus) {
1811 ret = -ENOMEM;
1812 goto out_uninit_hw;
1813 }
1814
1815 bus = priv->mii_bus;
1816 bus->name = "bcm63xx_enet MII bus";
1817 bus->parent = &pdev->dev;
1818 bus->priv = priv;
1819 bus->read = bcm_enet_mdio_read_phylib;
1820 bus->write = bcm_enet_mdio_write_phylib;
1821 sprintf(bus->id, "%s-%d", pdev->name, pdev->id);
1822
1823 /* only probe bus where we think the PHY is, because
1824 * the mdio read operation return 0 instead of 0xffff
1825 * if a slave is not present on hw */
1826 bus->phy_mask = ~(1 << priv->phy_id);
1827
1828 if (priv->has_phy_interrupt)
1829 bus->irq[priv->phy_id] = priv->phy_interrupt;
1830
1831 ret = mdiobus_register(bus);
1832 if (ret) {
1833 dev_err(&pdev->dev, "unable to register mdio bus\n");
1834 goto out_free_mdio;
1835 }
1836 } else {
1837
1838 /* run platform code to initialize PHY device */
1839 if (pd && pd->mii_config &&
1840 pd->mii_config(dev, 1, bcm_enet_mdio_read_mii,
1841 bcm_enet_mdio_write_mii)) {
1842 dev_err(&pdev->dev, "unable to configure mdio bus\n");
1843 goto out_uninit_hw;
1844 }
1845 }
1846
1847 spin_lock_init(&priv->rx_lock);
1848
1849 /* init rx timeout (used for oom) */
1850 timer_setup(&priv->rx_timeout, bcm_enet_refill_rx_timer, 0);
1851
1852 /* init the mib update lock&work */
1853 mutex_init(&priv->mib_update_lock);
1854 INIT_WORK(&priv->mib_update_task, bcm_enet_update_mib_counters_defer);
1855
1856 /* zero mib counters */
1857 for (i = 0; i < ENET_MIB_REG_COUNT; i++)
1858 enet_writel(priv, 0, ENET_MIB_REG(i));
1859
1860 /* register netdevice */
1861 dev->netdev_ops = &bcm_enet_ops;
1862 netif_napi_add_weight(dev, &priv->napi, bcm_enet_poll, 16);
1863
1864 dev->ethtool_ops = &bcm_enet_ethtool_ops;
1865 /* MTU range: 46 - 2028 */
1866 dev->min_mtu = ETH_ZLEN - ETH_HLEN;
1867 dev->max_mtu = BCMENET_MAX_MTU - VLAN_ETH_HLEN;
1868 SET_NETDEV_DEV(dev, &pdev->dev);
1869
1870 ret = register_netdev(dev);
1871 if (ret)
1872 goto out_unregister_mdio;
1873
1874 netif_carrier_off(dev);
1875 platform_set_drvdata(pdev, dev);
1876 priv->pdev = pdev;
1877 priv->net_dev = dev;
1878
1879 return 0;
1880
1881out_unregister_mdio:
1882 if (priv->mii_bus)
1883 mdiobus_unregister(priv->mii_bus);
1884
1885out_free_mdio:
1886 if (priv->mii_bus)
1887 mdiobus_free(priv->mii_bus);
1888
1889out_uninit_hw:
1890 /* turn off mdc clock */
1891 enet_writel(priv, 0, ENET_MIISC_REG);
1892 clk_disable_unprepare(priv->phy_clk);
1893
1894out_disable_clk_mac:
1895 clk_disable_unprepare(priv->mac_clk);
1896out:
1897 free_netdev(dev);
1898 return ret;
1899}
1900
1901
1902/*
1903 * exit func, stops hardware and unregisters netdevice
1904 */
1905static void bcm_enet_remove(struct platform_device *pdev)
1906{
1907 struct bcm_enet_priv *priv;
1908 struct net_device *dev;
1909
1910 /* stop netdevice */
1911 dev = platform_get_drvdata(pdev);
1912 priv = netdev_priv(dev);
1913 unregister_netdev(dev);
1914
1915 /* turn off mdc clock */
1916 enet_writel(priv, 0, ENET_MIISC_REG);
1917
1918 if (priv->has_phy) {
1919 mdiobus_unregister(priv->mii_bus);
1920 mdiobus_free(priv->mii_bus);
1921 } else {
1922 struct bcm63xx_enet_platform_data *pd;
1923
1924 pd = dev_get_platdata(&pdev->dev);
1925 if (pd && pd->mii_config)
1926 pd->mii_config(dev, 0, bcm_enet_mdio_read_mii,
1927 bcm_enet_mdio_write_mii);
1928 }
1929
1930 /* disable hw block clocks */
1931 clk_disable_unprepare(priv->phy_clk);
1932 clk_disable_unprepare(priv->mac_clk);
1933
1934 free_netdev(dev);
1935}
1936
1937static struct platform_driver bcm63xx_enet_driver = {
1938 .probe = bcm_enet_probe,
1939 .remove_new = bcm_enet_remove,
1940 .driver = {
1941 .name = "bcm63xx_enet",
1942 },
1943};
1944
1945/*
1946 * switch mii access callbacks
1947 */
1948static int bcmenet_sw_mdio_read(struct bcm_enet_priv *priv,
1949 int ext, int phy_id, int location)
1950{
1951 u32 reg;
1952 int ret;
1953
1954 spin_lock_bh(&priv->enetsw_mdio_lock);
1955 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
1956
1957 reg = ENETSW_MDIOC_RD_MASK |
1958 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
1959 (location << ENETSW_MDIOC_REG_SHIFT);
1960
1961 if (ext)
1962 reg |= ENETSW_MDIOC_EXT_MASK;
1963
1964 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
1965 udelay(50);
1966 ret = enetsw_readw(priv, ENETSW_MDIOD_REG);
1967 spin_unlock_bh(&priv->enetsw_mdio_lock);
1968 return ret;
1969}
1970
1971static void bcmenet_sw_mdio_write(struct bcm_enet_priv *priv,
1972 int ext, int phy_id, int location,
1973 uint16_t data)
1974{
1975 u32 reg;
1976
1977 spin_lock_bh(&priv->enetsw_mdio_lock);
1978 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
1979
1980 reg = ENETSW_MDIOC_WR_MASK |
1981 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
1982 (location << ENETSW_MDIOC_REG_SHIFT);
1983
1984 if (ext)
1985 reg |= ENETSW_MDIOC_EXT_MASK;
1986
1987 reg |= data;
1988
1989 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
1990 udelay(50);
1991 spin_unlock_bh(&priv->enetsw_mdio_lock);
1992}
1993
1994static inline int bcm_enet_port_is_rgmii(int portid)
1995{
1996 return portid >= ENETSW_RGMII_PORT0;
1997}
1998
1999/*
2000 * enet sw PHY polling
2001 */
2002static void swphy_poll_timer(struct timer_list *t)
2003{
2004 struct bcm_enet_priv *priv = from_timer(priv, t, swphy_poll);
2005 unsigned int i;
2006
2007 for (i = 0; i < priv->num_ports; i++) {
2008 struct bcm63xx_enetsw_port *port;
2009 int val, j, up, advertise, lpa, speed, duplex, media;
2010 int external_phy = bcm_enet_port_is_rgmii(i);
2011 u8 override;
2012
2013 port = &priv->used_ports[i];
2014 if (!port->used)
2015 continue;
2016
2017 if (port->bypass_link)
2018 continue;
2019
2020 /* dummy read to clear */
2021 for (j = 0; j < 2; j++)
2022 val = bcmenet_sw_mdio_read(priv, external_phy,
2023 port->phy_id, MII_BMSR);
2024
2025 if (val == 0xffff)
2026 continue;
2027
2028 up = (val & BMSR_LSTATUS) ? 1 : 0;
2029 if (!(up ^ priv->sw_port_link[i]))
2030 continue;
2031
2032 priv->sw_port_link[i] = up;
2033
2034 /* link changed */
2035 if (!up) {
2036 dev_info(&priv->pdev->dev, "link DOWN on %s\n",
2037 port->name);
2038 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2039 ENETSW_PORTOV_REG(i));
2040 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2041 ENETSW_PTCTRL_TXDIS_MASK,
2042 ENETSW_PTCTRL_REG(i));
2043 continue;
2044 }
2045
2046 advertise = bcmenet_sw_mdio_read(priv, external_phy,
2047 port->phy_id, MII_ADVERTISE);
2048
2049 lpa = bcmenet_sw_mdio_read(priv, external_phy, port->phy_id,
2050 MII_LPA);
2051
2052 /* figure out media and duplex from advertise and LPA values */
2053 media = mii_nway_result(lpa & advertise);
2054 duplex = (media & ADVERTISE_FULL) ? 1 : 0;
2055
2056 if (media & (ADVERTISE_100FULL | ADVERTISE_100HALF))
2057 speed = 100;
2058 else
2059 speed = 10;
2060
2061 if (val & BMSR_ESTATEN) {
2062 advertise = bcmenet_sw_mdio_read(priv, external_phy,
2063 port->phy_id, MII_CTRL1000);
2064
2065 lpa = bcmenet_sw_mdio_read(priv, external_phy,
2066 port->phy_id, MII_STAT1000);
2067
2068 if (advertise & (ADVERTISE_1000FULL | ADVERTISE_1000HALF)
2069 && lpa & (LPA_1000FULL | LPA_1000HALF)) {
2070 speed = 1000;
2071 duplex = (lpa & LPA_1000FULL);
2072 }
2073 }
2074
2075 dev_info(&priv->pdev->dev,
2076 "link UP on %s, %dMbps, %s-duplex\n",
2077 port->name, speed, duplex ? "full" : "half");
2078
2079 override = ENETSW_PORTOV_ENABLE_MASK |
2080 ENETSW_PORTOV_LINKUP_MASK;
2081
2082 if (speed == 1000)
2083 override |= ENETSW_IMPOV_1000_MASK;
2084 else if (speed == 100)
2085 override |= ENETSW_IMPOV_100_MASK;
2086 if (duplex)
2087 override |= ENETSW_IMPOV_FDX_MASK;
2088
2089 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2090 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2091 }
2092
2093 priv->swphy_poll.expires = jiffies + HZ;
2094 add_timer(&priv->swphy_poll);
2095}
2096
2097/*
2098 * open callback, allocate dma rings & buffers and start rx operation
2099 */
2100static int bcm_enetsw_open(struct net_device *dev)
2101{
2102 struct bcm_enet_priv *priv;
2103 struct device *kdev;
2104 int i, ret;
2105 unsigned int size;
2106 void *p;
2107 u32 val;
2108
2109 priv = netdev_priv(dev);
2110 kdev = &priv->pdev->dev;
2111
2112 /* mask all interrupts and request them */
2113 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2114 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2115
2116 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma,
2117 0, dev->name, dev);
2118 if (ret)
2119 goto out_freeirq;
2120
2121 if (priv->irq_tx != -1) {
2122 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
2123 0, dev->name, dev);
2124 if (ret)
2125 goto out_freeirq_rx;
2126 }
2127
2128 /* allocate rx dma ring */
2129 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
2130 p = dma_alloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
2131 if (!p) {
2132 dev_err(kdev, "cannot allocate rx ring %u\n", size);
2133 ret = -ENOMEM;
2134 goto out_freeirq_tx;
2135 }
2136
2137 priv->rx_desc_alloc_size = size;
2138 priv->rx_desc_cpu = p;
2139
2140 /* allocate tx dma ring */
2141 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
2142 p = dma_alloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
2143 if (!p) {
2144 dev_err(kdev, "cannot allocate tx ring\n");
2145 ret = -ENOMEM;
2146 goto out_free_rx_ring;
2147 }
2148
2149 priv->tx_desc_alloc_size = size;
2150 priv->tx_desc_cpu = p;
2151
2152 priv->tx_skb = kcalloc(priv->tx_ring_size, sizeof(struct sk_buff *),
2153 GFP_KERNEL);
2154 if (!priv->tx_skb) {
2155 dev_err(kdev, "cannot allocate tx skb queue\n");
2156 ret = -ENOMEM;
2157 goto out_free_tx_ring;
2158 }
2159
2160 priv->tx_desc_count = priv->tx_ring_size;
2161 priv->tx_dirty_desc = 0;
2162 priv->tx_curr_desc = 0;
2163 spin_lock_init(&priv->tx_lock);
2164
2165 /* init & fill rx ring with buffers */
2166 priv->rx_buf = kcalloc(priv->rx_ring_size, sizeof(void *),
2167 GFP_KERNEL);
2168 if (!priv->rx_buf) {
2169 dev_err(kdev, "cannot allocate rx buffer queue\n");
2170 ret = -ENOMEM;
2171 goto out_free_tx_skb;
2172 }
2173
2174 priv->rx_desc_count = 0;
2175 priv->rx_dirty_desc = 0;
2176 priv->rx_curr_desc = 0;
2177
2178 /* disable all ports */
2179 for (i = 0; i < priv->num_ports; i++) {
2180 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2181 ENETSW_PORTOV_REG(i));
2182 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2183 ENETSW_PTCTRL_TXDIS_MASK,
2184 ENETSW_PTCTRL_REG(i));
2185
2186 priv->sw_port_link[i] = 0;
2187 }
2188
2189 /* reset mib */
2190 val = enetsw_readb(priv, ENETSW_GMCR_REG);
2191 val |= ENETSW_GMCR_RST_MIB_MASK;
2192 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2193 mdelay(1);
2194 val &= ~ENETSW_GMCR_RST_MIB_MASK;
2195 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2196 mdelay(1);
2197
2198 /* force CPU port state */
2199 val = enetsw_readb(priv, ENETSW_IMPOV_REG);
2200 val |= ENETSW_IMPOV_FORCE_MASK | ENETSW_IMPOV_LINKUP_MASK;
2201 enetsw_writeb(priv, val, ENETSW_IMPOV_REG);
2202
2203 /* enable switch forward engine */
2204 val = enetsw_readb(priv, ENETSW_SWMODE_REG);
2205 val |= ENETSW_SWMODE_FWD_EN_MASK;
2206 enetsw_writeb(priv, val, ENETSW_SWMODE_REG);
2207
2208 /* enable jumbo on all ports */
2209 enetsw_writel(priv, 0x1ff, ENETSW_JMBCTL_PORT_REG);
2210 enetsw_writew(priv, 9728, ENETSW_JMBCTL_MAXSIZE_REG);
2211
2212 /* initialize flow control buffer allocation */
2213 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
2214 ENETDMA_BUFALLOC_REG(priv->rx_chan));
2215
2216 if (bcm_enet_refill_rx(dev, false)) {
2217 dev_err(kdev, "cannot allocate rx buffer queue\n");
2218 ret = -ENOMEM;
2219 goto out;
2220 }
2221
2222 /* write rx & tx ring addresses */
2223 enet_dmas_writel(priv, priv->rx_desc_dma,
2224 ENETDMAS_RSTART_REG, priv->rx_chan);
2225 enet_dmas_writel(priv, priv->tx_desc_dma,
2226 ENETDMAS_RSTART_REG, priv->tx_chan);
2227
2228 /* clear remaining state ram for rx & tx channel */
2229 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
2230 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
2231 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
2232 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
2233 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
2234 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
2235
2236 /* set dma maximum burst len */
2237 enet_dmac_writel(priv, priv->dma_maxburst,
2238 ENETDMAC_MAXBURST, priv->rx_chan);
2239 enet_dmac_writel(priv, priv->dma_maxburst,
2240 ENETDMAC_MAXBURST, priv->tx_chan);
2241
2242 /* set flow control low/high threshold to 1/3 / 2/3 */
2243 val = priv->rx_ring_size / 3;
2244 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
2245 val = (priv->rx_ring_size * 2) / 3;
2246 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
2247
2248 /* all set, enable mac and interrupts, start dma engine and
2249 * kick rx dma channel
2250 */
2251 wmb();
2252 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
2253 enet_dmac_writel(priv, ENETDMAC_CHANCFG_EN_MASK,
2254 ENETDMAC_CHANCFG, priv->rx_chan);
2255
2256 /* watch "packet transferred" interrupt in rx and tx */
2257 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2258 ENETDMAC_IR, priv->rx_chan);
2259 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2260 ENETDMAC_IR, priv->tx_chan);
2261
2262 /* make sure we enable napi before rx interrupt */
2263 napi_enable(&priv->napi);
2264
2265 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2266 ENETDMAC_IRMASK, priv->rx_chan);
2267 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2268 ENETDMAC_IRMASK, priv->tx_chan);
2269
2270 netif_carrier_on(dev);
2271 netif_start_queue(dev);
2272
2273 /* apply override config for bypass_link ports here. */
2274 for (i = 0; i < priv->num_ports; i++) {
2275 struct bcm63xx_enetsw_port *port;
2276 u8 override;
2277 port = &priv->used_ports[i];
2278 if (!port->used)
2279 continue;
2280
2281 if (!port->bypass_link)
2282 continue;
2283
2284 override = ENETSW_PORTOV_ENABLE_MASK |
2285 ENETSW_PORTOV_LINKUP_MASK;
2286
2287 switch (port->force_speed) {
2288 case 1000:
2289 override |= ENETSW_IMPOV_1000_MASK;
2290 break;
2291 case 100:
2292 override |= ENETSW_IMPOV_100_MASK;
2293 break;
2294 case 10:
2295 break;
2296 default:
2297 pr_warn("invalid forced speed on port %s: assume 10\n",
2298 port->name);
2299 break;
2300 }
2301
2302 if (port->force_duplex_full)
2303 override |= ENETSW_IMPOV_FDX_MASK;
2304
2305
2306 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2307 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2308 }
2309
2310 /* start phy polling timer */
2311 timer_setup(&priv->swphy_poll, swphy_poll_timer, 0);
2312 mod_timer(&priv->swphy_poll, jiffies);
2313 return 0;
2314
2315out:
2316 bcm_enet_free_rx_buf_ring(kdev, priv);
2317
2318out_free_tx_skb:
2319 kfree(priv->tx_skb);
2320
2321out_free_tx_ring:
2322 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2323 priv->tx_desc_cpu, priv->tx_desc_dma);
2324
2325out_free_rx_ring:
2326 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2327 priv->rx_desc_cpu, priv->rx_desc_dma);
2328
2329out_freeirq_tx:
2330 if (priv->irq_tx != -1)
2331 free_irq(priv->irq_tx, dev);
2332
2333out_freeirq_rx:
2334 free_irq(priv->irq_rx, dev);
2335
2336out_freeirq:
2337 return ret;
2338}
2339
2340/* stop callback */
2341static int bcm_enetsw_stop(struct net_device *dev)
2342{
2343 struct bcm_enet_priv *priv;
2344 struct device *kdev;
2345
2346 priv = netdev_priv(dev);
2347 kdev = &priv->pdev->dev;
2348
2349 del_timer_sync(&priv->swphy_poll);
2350 netif_stop_queue(dev);
2351 napi_disable(&priv->napi);
2352 del_timer_sync(&priv->rx_timeout);
2353
2354 /* mask all interrupts */
2355 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2356 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2357
2358 /* disable dma & mac */
2359 bcm_enet_disable_dma(priv, priv->tx_chan);
2360 bcm_enet_disable_dma(priv, priv->rx_chan);
2361
2362 /* force reclaim of all tx buffers */
2363 bcm_enet_tx_reclaim(dev, 1, 0);
2364
2365 /* free the rx buffer ring */
2366 bcm_enet_free_rx_buf_ring(kdev, priv);
2367
2368 /* free remaining allocated memory */
2369 kfree(priv->tx_skb);
2370 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2371 priv->rx_desc_cpu, priv->rx_desc_dma);
2372 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2373 priv->tx_desc_cpu, priv->tx_desc_dma);
2374 if (priv->irq_tx != -1)
2375 free_irq(priv->irq_tx, dev);
2376 free_irq(priv->irq_rx, dev);
2377
2378 /* reset BQL after forced tx reclaim to prevent kernel panic */
2379 netdev_reset_queue(dev);
2380
2381 return 0;
2382}
2383
2384/* try to sort out phy external status by walking the used_port field
2385 * in the bcm_enet_priv structure. in case the phy address is not
2386 * assigned to any physical port on the switch, assume it is external
2387 * (and yell at the user).
2388 */
2389static int bcm_enetsw_phy_is_external(struct bcm_enet_priv *priv, int phy_id)
2390{
2391 int i;
2392
2393 for (i = 0; i < priv->num_ports; ++i) {
2394 if (!priv->used_ports[i].used)
2395 continue;
2396 if (priv->used_ports[i].phy_id == phy_id)
2397 return bcm_enet_port_is_rgmii(i);
2398 }
2399
2400 printk_once(KERN_WARNING "bcm63xx_enet: could not find a used port with phy_id %i, assuming phy is external\n",
2401 phy_id);
2402 return 1;
2403}
2404
2405/* can't use bcmenet_sw_mdio_read directly as we need to sort out
2406 * external/internal status of the given phy_id first.
2407 */
2408static int bcm_enetsw_mii_mdio_read(struct net_device *dev, int phy_id,
2409 int location)
2410{
2411 struct bcm_enet_priv *priv;
2412
2413 priv = netdev_priv(dev);
2414 return bcmenet_sw_mdio_read(priv,
2415 bcm_enetsw_phy_is_external(priv, phy_id),
2416 phy_id, location);
2417}
2418
2419/* can't use bcmenet_sw_mdio_write directly as we need to sort out
2420 * external/internal status of the given phy_id first.
2421 */
2422static void bcm_enetsw_mii_mdio_write(struct net_device *dev, int phy_id,
2423 int location,
2424 int val)
2425{
2426 struct bcm_enet_priv *priv;
2427
2428 priv = netdev_priv(dev);
2429 bcmenet_sw_mdio_write(priv, bcm_enetsw_phy_is_external(priv, phy_id),
2430 phy_id, location, val);
2431}
2432
2433static int bcm_enetsw_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2434{
2435 struct mii_if_info mii;
2436
2437 mii.dev = dev;
2438 mii.mdio_read = bcm_enetsw_mii_mdio_read;
2439 mii.mdio_write = bcm_enetsw_mii_mdio_write;
2440 mii.phy_id = 0;
2441 mii.phy_id_mask = 0x3f;
2442 mii.reg_num_mask = 0x1f;
2443 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
2444
2445}
2446
2447static const struct net_device_ops bcm_enetsw_ops = {
2448 .ndo_open = bcm_enetsw_open,
2449 .ndo_stop = bcm_enetsw_stop,
2450 .ndo_start_xmit = bcm_enet_start_xmit,
2451 .ndo_change_mtu = bcm_enet_change_mtu,
2452 .ndo_eth_ioctl = bcm_enetsw_ioctl,
2453};
2454
2455
2456static const struct bcm_enet_stats bcm_enetsw_gstrings_stats[] = {
2457 { "rx_packets", DEV_STAT(rx_packets), -1 },
2458 { "tx_packets", DEV_STAT(tx_packets), -1 },
2459 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
2460 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
2461 { "rx_errors", DEV_STAT(rx_errors), -1 },
2462 { "tx_errors", DEV_STAT(tx_errors), -1 },
2463 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
2464 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
2465
2466 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETHSW_MIB_RX_GD_OCT },
2467 { "tx_unicast", GEN_STAT(mib.tx_unicast), ETHSW_MIB_RX_BRDCAST },
2468 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETHSW_MIB_RX_BRDCAST },
2469 { "tx_multicast", GEN_STAT(mib.tx_mult), ETHSW_MIB_RX_MULT },
2470 { "tx_64_octets", GEN_STAT(mib.tx_64), ETHSW_MIB_RX_64 },
2471 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETHSW_MIB_RX_65_127 },
2472 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETHSW_MIB_RX_128_255 },
2473 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETHSW_MIB_RX_256_511 },
2474 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETHSW_MIB_RX_512_1023},
2475 { "tx_1024_1522_oct", GEN_STAT(mib.tx_1024_max),
2476 ETHSW_MIB_RX_1024_1522 },
2477 { "tx_1523_2047_oct", GEN_STAT(mib.tx_1523_2047),
2478 ETHSW_MIB_RX_1523_2047 },
2479 { "tx_2048_4095_oct", GEN_STAT(mib.tx_2048_4095),
2480 ETHSW_MIB_RX_2048_4095 },
2481 { "tx_4096_8191_oct", GEN_STAT(mib.tx_4096_8191),
2482 ETHSW_MIB_RX_4096_8191 },
2483 { "tx_8192_9728_oct", GEN_STAT(mib.tx_8192_9728),
2484 ETHSW_MIB_RX_8192_9728 },
2485 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR },
2486 { "tx_oversize_drop", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR_DISC },
2487 { "tx_dropped", GEN_STAT(mib.tx_drop), ETHSW_MIB_RX_DROP },
2488 { "tx_undersize", GEN_STAT(mib.tx_underrun), ETHSW_MIB_RX_UND },
2489 { "tx_pause", GEN_STAT(mib.tx_pause), ETHSW_MIB_RX_PAUSE },
2490
2491 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETHSW_MIB_TX_ALL_OCT },
2492 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETHSW_MIB_TX_BRDCAST },
2493 { "rx_multicast", GEN_STAT(mib.rx_mult), ETHSW_MIB_TX_MULT },
2494 { "rx_unicast", GEN_STAT(mib.rx_unicast), ETHSW_MIB_TX_MULT },
2495 { "rx_pause", GEN_STAT(mib.rx_pause), ETHSW_MIB_TX_PAUSE },
2496 { "rx_dropped", GEN_STAT(mib.rx_drop), ETHSW_MIB_TX_DROP_PKTS },
2497
2498};
2499
2500#define BCM_ENETSW_STATS_LEN \
2501 (sizeof(bcm_enetsw_gstrings_stats) / sizeof(struct bcm_enet_stats))
2502
2503static void bcm_enetsw_get_strings(struct net_device *netdev,
2504 u32 stringset, u8 *data)
2505{
2506 int i;
2507
2508 switch (stringset) {
2509 case ETH_SS_STATS:
2510 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2511 memcpy(data + i * ETH_GSTRING_LEN,
2512 bcm_enetsw_gstrings_stats[i].stat_string,
2513 ETH_GSTRING_LEN);
2514 }
2515 break;
2516 }
2517}
2518
2519static int bcm_enetsw_get_sset_count(struct net_device *netdev,
2520 int string_set)
2521{
2522 switch (string_set) {
2523 case ETH_SS_STATS:
2524 return BCM_ENETSW_STATS_LEN;
2525 default:
2526 return -EINVAL;
2527 }
2528}
2529
2530static void bcm_enetsw_get_drvinfo(struct net_device *netdev,
2531 struct ethtool_drvinfo *drvinfo)
2532{
2533 strscpy(drvinfo->driver, bcm_enet_driver_name, sizeof(drvinfo->driver));
2534 strscpy(drvinfo->bus_info, "bcm63xx", sizeof(drvinfo->bus_info));
2535}
2536
2537static void bcm_enetsw_get_ethtool_stats(struct net_device *netdev,
2538 struct ethtool_stats *stats,
2539 u64 *data)
2540{
2541 struct bcm_enet_priv *priv;
2542 int i;
2543
2544 priv = netdev_priv(netdev);
2545
2546 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2547 const struct bcm_enet_stats *s;
2548 u32 lo, hi;
2549 char *p;
2550 int reg;
2551
2552 s = &bcm_enetsw_gstrings_stats[i];
2553
2554 reg = s->mib_reg;
2555 if (reg == -1)
2556 continue;
2557
2558 lo = enetsw_readl(priv, ENETSW_MIB_REG(reg));
2559 p = (char *)priv + s->stat_offset;
2560
2561 if (s->sizeof_stat == sizeof(u64)) {
2562 hi = enetsw_readl(priv, ENETSW_MIB_REG(reg + 1));
2563 *(u64 *)p = ((u64)hi << 32 | lo);
2564 } else {
2565 *(u32 *)p = lo;
2566 }
2567 }
2568
2569 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2570 const struct bcm_enet_stats *s;
2571 char *p;
2572
2573 s = &bcm_enetsw_gstrings_stats[i];
2574
2575 if (s->mib_reg == -1)
2576 p = (char *)&netdev->stats + s->stat_offset;
2577 else
2578 p = (char *)priv + s->stat_offset;
2579
2580 data[i] = (s->sizeof_stat == sizeof(u64)) ?
2581 *(u64 *)p : *(u32 *)p;
2582 }
2583}
2584
2585static void
2586bcm_enetsw_get_ringparam(struct net_device *dev,
2587 struct ethtool_ringparam *ering,
2588 struct kernel_ethtool_ringparam *kernel_ering,
2589 struct netlink_ext_ack *extack)
2590{
2591 struct bcm_enet_priv *priv;
2592
2593 priv = netdev_priv(dev);
2594
2595 /* rx/tx ring is actually only limited by memory */
2596 ering->rx_max_pending = 8192;
2597 ering->tx_max_pending = 8192;
2598 ering->rx_mini_max_pending = 0;
2599 ering->rx_jumbo_max_pending = 0;
2600 ering->rx_pending = priv->rx_ring_size;
2601 ering->tx_pending = priv->tx_ring_size;
2602}
2603
2604static int
2605bcm_enetsw_set_ringparam(struct net_device *dev,
2606 struct ethtool_ringparam *ering,
2607 struct kernel_ethtool_ringparam *kernel_ering,
2608 struct netlink_ext_ack *extack)
2609{
2610 struct bcm_enet_priv *priv;
2611 int was_running;
2612
2613 priv = netdev_priv(dev);
2614
2615 was_running = 0;
2616 if (netif_running(dev)) {
2617 bcm_enetsw_stop(dev);
2618 was_running = 1;
2619 }
2620
2621 priv->rx_ring_size = ering->rx_pending;
2622 priv->tx_ring_size = ering->tx_pending;
2623
2624 if (was_running) {
2625 int err;
2626
2627 err = bcm_enetsw_open(dev);
2628 if (err)
2629 dev_close(dev);
2630 }
2631 return 0;
2632}
2633
2634static const struct ethtool_ops bcm_enetsw_ethtool_ops = {
2635 .get_strings = bcm_enetsw_get_strings,
2636 .get_sset_count = bcm_enetsw_get_sset_count,
2637 .get_ethtool_stats = bcm_enetsw_get_ethtool_stats,
2638 .get_drvinfo = bcm_enetsw_get_drvinfo,
2639 .get_ringparam = bcm_enetsw_get_ringparam,
2640 .set_ringparam = bcm_enetsw_set_ringparam,
2641};
2642
2643/* allocate netdevice, request register memory and register device. */
2644static int bcm_enetsw_probe(struct platform_device *pdev)
2645{
2646 struct bcm_enet_priv *priv;
2647 struct net_device *dev;
2648 struct bcm63xx_enetsw_platform_data *pd;
2649 struct resource *res_mem;
2650 int ret, irq_rx, irq_tx;
2651
2652 if (!bcm_enet_shared_base[0])
2653 return -EPROBE_DEFER;
2654
2655 res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2656 irq_rx = platform_get_irq(pdev, 0);
2657 irq_tx = platform_get_irq(pdev, 1);
2658 if (!res_mem || irq_rx < 0)
2659 return -ENODEV;
2660
2661 dev = alloc_etherdev(sizeof(*priv));
2662 if (!dev)
2663 return -ENOMEM;
2664 priv = netdev_priv(dev);
2665
2666 /* initialize default and fetch platform data */
2667 priv->enet_is_sw = true;
2668 priv->irq_rx = irq_rx;
2669 priv->irq_tx = irq_tx;
2670 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
2671 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
2672 priv->dma_maxburst = BCMENETSW_DMA_MAXBURST;
2673 priv->rx_buf_offset = NET_SKB_PAD + NET_IP_ALIGN;
2674
2675 pd = dev_get_platdata(&pdev->dev);
2676 if (pd) {
2677 eth_hw_addr_set(dev, pd->mac_addr);
2678 memcpy(priv->used_ports, pd->used_ports,
2679 sizeof(pd->used_ports));
2680 priv->num_ports = pd->num_ports;
2681 priv->dma_has_sram = pd->dma_has_sram;
2682 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
2683 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
2684 priv->dma_chan_width = pd->dma_chan_width;
2685 }
2686
2687 ret = bcm_enet_change_mtu(dev, dev->mtu);
2688 if (ret)
2689 goto out;
2690
2691 priv->base = devm_ioremap_resource(&pdev->dev, res_mem);
2692 if (IS_ERR(priv->base)) {
2693 ret = PTR_ERR(priv->base);
2694 goto out;
2695 }
2696
2697 priv->mac_clk = devm_clk_get(&pdev->dev, "enetsw");
2698 if (IS_ERR(priv->mac_clk)) {
2699 ret = PTR_ERR(priv->mac_clk);
2700 goto out;
2701 }
2702 ret = clk_prepare_enable(priv->mac_clk);
2703 if (ret)
2704 goto out;
2705
2706 priv->rx_chan = 0;
2707 priv->tx_chan = 1;
2708 spin_lock_init(&priv->rx_lock);
2709
2710 /* init rx timeout (used for oom) */
2711 timer_setup(&priv->rx_timeout, bcm_enet_refill_rx_timer, 0);
2712
2713 /* register netdevice */
2714 dev->netdev_ops = &bcm_enetsw_ops;
2715 netif_napi_add_weight(dev, &priv->napi, bcm_enet_poll, 16);
2716 dev->ethtool_ops = &bcm_enetsw_ethtool_ops;
2717 SET_NETDEV_DEV(dev, &pdev->dev);
2718
2719 spin_lock_init(&priv->enetsw_mdio_lock);
2720
2721 ret = register_netdev(dev);
2722 if (ret)
2723 goto out_disable_clk;
2724
2725 netif_carrier_off(dev);
2726 platform_set_drvdata(pdev, dev);
2727 priv->pdev = pdev;
2728 priv->net_dev = dev;
2729
2730 return 0;
2731
2732out_disable_clk:
2733 clk_disable_unprepare(priv->mac_clk);
2734out:
2735 free_netdev(dev);
2736 return ret;
2737}
2738
2739
2740/* exit func, stops hardware and unregisters netdevice */
2741static void bcm_enetsw_remove(struct platform_device *pdev)
2742{
2743 struct bcm_enet_priv *priv;
2744 struct net_device *dev;
2745
2746 /* stop netdevice */
2747 dev = platform_get_drvdata(pdev);
2748 priv = netdev_priv(dev);
2749 unregister_netdev(dev);
2750
2751 clk_disable_unprepare(priv->mac_clk);
2752
2753 free_netdev(dev);
2754}
2755
2756static struct platform_driver bcm63xx_enetsw_driver = {
2757 .probe = bcm_enetsw_probe,
2758 .remove_new = bcm_enetsw_remove,
2759 .driver = {
2760 .name = "bcm63xx_enetsw",
2761 },
2762};
2763
2764/* reserve & remap memory space shared between all macs */
2765static int bcm_enet_shared_probe(struct platform_device *pdev)
2766{
2767 void __iomem *p[3];
2768 unsigned int i;
2769
2770 memset(bcm_enet_shared_base, 0, sizeof(bcm_enet_shared_base));
2771
2772 for (i = 0; i < 3; i++) {
2773 p[i] = devm_platform_ioremap_resource(pdev, i);
2774 if (IS_ERR(p[i]))
2775 return PTR_ERR(p[i]);
2776 }
2777
2778 memcpy(bcm_enet_shared_base, p, sizeof(bcm_enet_shared_base));
2779
2780 return 0;
2781}
2782
2783/* this "shared" driver is needed because both macs share a single
2784 * address space
2785 */
2786struct platform_driver bcm63xx_enet_shared_driver = {
2787 .probe = bcm_enet_shared_probe,
2788 .driver = {
2789 .name = "bcm63xx_enet_shared",
2790 },
2791};
2792
2793static struct platform_driver * const drivers[] = {
2794 &bcm63xx_enet_shared_driver,
2795 &bcm63xx_enet_driver,
2796 &bcm63xx_enetsw_driver,
2797};
2798
2799/* entry point */
2800static int __init bcm_enet_init(void)
2801{
2802 return platform_register_drivers(drivers, ARRAY_SIZE(drivers));
2803}
2804
2805static void __exit bcm_enet_exit(void)
2806{
2807 platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
2808}
2809
2810
2811module_init(bcm_enet_init);
2812module_exit(bcm_enet_exit);
2813
2814MODULE_DESCRIPTION("BCM63xx internal ethernet mac driver");
2815MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
2816MODULE_LICENSE("GPL");
1/*
2 * Driver for BCM963xx builtin Ethernet mac
3 *
4 * Copyright (C) 2008 Maxime Bizon <mbizon@freebox.fr>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20#include <linux/init.h>
21#include <linux/interrupt.h>
22#include <linux/module.h>
23#include <linux/clk.h>
24#include <linux/etherdevice.h>
25#include <linux/slab.h>
26#include <linux/delay.h>
27#include <linux/ethtool.h>
28#include <linux/crc32.h>
29#include <linux/err.h>
30#include <linux/dma-mapping.h>
31#include <linux/platform_device.h>
32#include <linux/if_vlan.h>
33
34#include <bcm63xx_dev_enet.h>
35#include "bcm63xx_enet.h"
36
37static char bcm_enet_driver_name[] = "bcm63xx_enet";
38static char bcm_enet_driver_version[] = "1.0";
39
40static int copybreak __read_mostly = 128;
41module_param(copybreak, int, 0);
42MODULE_PARM_DESC(copybreak, "Receive copy threshold");
43
44/* io registers memory shared between all devices */
45static void __iomem *bcm_enet_shared_base[3];
46
47/*
48 * io helpers to access mac registers
49 */
50static inline u32 enet_readl(struct bcm_enet_priv *priv, u32 off)
51{
52 return bcm_readl(priv->base + off);
53}
54
55static inline void enet_writel(struct bcm_enet_priv *priv,
56 u32 val, u32 off)
57{
58 bcm_writel(val, priv->base + off);
59}
60
61/*
62 * io helpers to access switch registers
63 */
64static inline u32 enetsw_readl(struct bcm_enet_priv *priv, u32 off)
65{
66 return bcm_readl(priv->base + off);
67}
68
69static inline void enetsw_writel(struct bcm_enet_priv *priv,
70 u32 val, u32 off)
71{
72 bcm_writel(val, priv->base + off);
73}
74
75static inline u16 enetsw_readw(struct bcm_enet_priv *priv, u32 off)
76{
77 return bcm_readw(priv->base + off);
78}
79
80static inline void enetsw_writew(struct bcm_enet_priv *priv,
81 u16 val, u32 off)
82{
83 bcm_writew(val, priv->base + off);
84}
85
86static inline u8 enetsw_readb(struct bcm_enet_priv *priv, u32 off)
87{
88 return bcm_readb(priv->base + off);
89}
90
91static inline void enetsw_writeb(struct bcm_enet_priv *priv,
92 u8 val, u32 off)
93{
94 bcm_writeb(val, priv->base + off);
95}
96
97
98/* io helpers to access shared registers */
99static inline u32 enet_dma_readl(struct bcm_enet_priv *priv, u32 off)
100{
101 return bcm_readl(bcm_enet_shared_base[0] + off);
102}
103
104static inline void enet_dma_writel(struct bcm_enet_priv *priv,
105 u32 val, u32 off)
106{
107 bcm_writel(val, bcm_enet_shared_base[0] + off);
108}
109
110static inline u32 enet_dmac_readl(struct bcm_enet_priv *priv, u32 off, int chan)
111{
112 return bcm_readl(bcm_enet_shared_base[1] +
113 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
114}
115
116static inline void enet_dmac_writel(struct bcm_enet_priv *priv,
117 u32 val, u32 off, int chan)
118{
119 bcm_writel(val, bcm_enet_shared_base[1] +
120 bcm63xx_enetdmacreg(off) + chan * priv->dma_chan_width);
121}
122
123static inline u32 enet_dmas_readl(struct bcm_enet_priv *priv, u32 off, int chan)
124{
125 return bcm_readl(bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
126}
127
128static inline void enet_dmas_writel(struct bcm_enet_priv *priv,
129 u32 val, u32 off, int chan)
130{
131 bcm_writel(val, bcm_enet_shared_base[2] + off + chan * priv->dma_chan_width);
132}
133
134/*
135 * write given data into mii register and wait for transfer to end
136 * with timeout (average measured transfer time is 25us)
137 */
138static int do_mdio_op(struct bcm_enet_priv *priv, unsigned int data)
139{
140 int limit;
141
142 /* make sure mii interrupt status is cleared */
143 enet_writel(priv, ENET_IR_MII, ENET_IR_REG);
144
145 enet_writel(priv, data, ENET_MIIDATA_REG);
146 wmb();
147
148 /* busy wait on mii interrupt bit, with timeout */
149 limit = 1000;
150 do {
151 if (enet_readl(priv, ENET_IR_REG) & ENET_IR_MII)
152 break;
153 udelay(1);
154 } while (limit-- > 0);
155
156 return (limit < 0) ? 1 : 0;
157}
158
159/*
160 * MII internal read callback
161 */
162static int bcm_enet_mdio_read(struct bcm_enet_priv *priv, int mii_id,
163 int regnum)
164{
165 u32 tmp, val;
166
167 tmp = regnum << ENET_MIIDATA_REG_SHIFT;
168 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
169 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
170 tmp |= ENET_MIIDATA_OP_READ_MASK;
171
172 if (do_mdio_op(priv, tmp))
173 return -1;
174
175 val = enet_readl(priv, ENET_MIIDATA_REG);
176 val &= 0xffff;
177 return val;
178}
179
180/*
181 * MII internal write callback
182 */
183static int bcm_enet_mdio_write(struct bcm_enet_priv *priv, int mii_id,
184 int regnum, u16 value)
185{
186 u32 tmp;
187
188 tmp = (value & 0xffff) << ENET_MIIDATA_DATA_SHIFT;
189 tmp |= 0x2 << ENET_MIIDATA_TA_SHIFT;
190 tmp |= regnum << ENET_MIIDATA_REG_SHIFT;
191 tmp |= mii_id << ENET_MIIDATA_PHYID_SHIFT;
192 tmp |= ENET_MIIDATA_OP_WRITE_MASK;
193
194 (void)do_mdio_op(priv, tmp);
195 return 0;
196}
197
198/*
199 * MII read callback from phylib
200 */
201static int bcm_enet_mdio_read_phylib(struct mii_bus *bus, int mii_id,
202 int regnum)
203{
204 return bcm_enet_mdio_read(bus->priv, mii_id, regnum);
205}
206
207/*
208 * MII write callback from phylib
209 */
210static int bcm_enet_mdio_write_phylib(struct mii_bus *bus, int mii_id,
211 int regnum, u16 value)
212{
213 return bcm_enet_mdio_write(bus->priv, mii_id, regnum, value);
214}
215
216/*
217 * MII read callback from mii core
218 */
219static int bcm_enet_mdio_read_mii(struct net_device *dev, int mii_id,
220 int regnum)
221{
222 return bcm_enet_mdio_read(netdev_priv(dev), mii_id, regnum);
223}
224
225/*
226 * MII write callback from mii core
227 */
228static void bcm_enet_mdio_write_mii(struct net_device *dev, int mii_id,
229 int regnum, int value)
230{
231 bcm_enet_mdio_write(netdev_priv(dev), mii_id, regnum, value);
232}
233
234/*
235 * refill rx queue
236 */
237static int bcm_enet_refill_rx(struct net_device *dev)
238{
239 struct bcm_enet_priv *priv;
240
241 priv = netdev_priv(dev);
242
243 while (priv->rx_desc_count < priv->rx_ring_size) {
244 struct bcm_enet_desc *desc;
245 struct sk_buff *skb;
246 dma_addr_t p;
247 int desc_idx;
248 u32 len_stat;
249
250 desc_idx = priv->rx_dirty_desc;
251 desc = &priv->rx_desc_cpu[desc_idx];
252
253 if (!priv->rx_skb[desc_idx]) {
254 skb = netdev_alloc_skb(dev, priv->rx_skb_size);
255 if (!skb)
256 break;
257 priv->rx_skb[desc_idx] = skb;
258 p = dma_map_single(&priv->pdev->dev, skb->data,
259 priv->rx_skb_size,
260 DMA_FROM_DEVICE);
261 desc->address = p;
262 }
263
264 len_stat = priv->rx_skb_size << DMADESC_LENGTH_SHIFT;
265 len_stat |= DMADESC_OWNER_MASK;
266 if (priv->rx_dirty_desc == priv->rx_ring_size - 1) {
267 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
268 priv->rx_dirty_desc = 0;
269 } else {
270 priv->rx_dirty_desc++;
271 }
272 wmb();
273 desc->len_stat = len_stat;
274
275 priv->rx_desc_count++;
276
277 /* tell dma engine we allocated one buffer */
278 if (priv->dma_has_sram)
279 enet_dma_writel(priv, 1, ENETDMA_BUFALLOC_REG(priv->rx_chan));
280 else
281 enet_dmac_writel(priv, 1, ENETDMAC_BUFALLOC, priv->rx_chan);
282 }
283
284 /* If rx ring is still empty, set a timer to try allocating
285 * again at a later time. */
286 if (priv->rx_desc_count == 0 && netif_running(dev)) {
287 dev_warn(&priv->pdev->dev, "unable to refill rx ring\n");
288 priv->rx_timeout.expires = jiffies + HZ;
289 add_timer(&priv->rx_timeout);
290 }
291
292 return 0;
293}
294
295/*
296 * timer callback to defer refill rx queue in case we're OOM
297 */
298static void bcm_enet_refill_rx_timer(unsigned long data)
299{
300 struct net_device *dev;
301 struct bcm_enet_priv *priv;
302
303 dev = (struct net_device *)data;
304 priv = netdev_priv(dev);
305
306 spin_lock(&priv->rx_lock);
307 bcm_enet_refill_rx((struct net_device *)data);
308 spin_unlock(&priv->rx_lock);
309}
310
311/*
312 * extract packet from rx queue
313 */
314static int bcm_enet_receive_queue(struct net_device *dev, int budget)
315{
316 struct bcm_enet_priv *priv;
317 struct device *kdev;
318 int processed;
319
320 priv = netdev_priv(dev);
321 kdev = &priv->pdev->dev;
322 processed = 0;
323
324 /* don't scan ring further than number of refilled
325 * descriptor */
326 if (budget > priv->rx_desc_count)
327 budget = priv->rx_desc_count;
328
329 do {
330 struct bcm_enet_desc *desc;
331 struct sk_buff *skb;
332 int desc_idx;
333 u32 len_stat;
334 unsigned int len;
335
336 desc_idx = priv->rx_curr_desc;
337 desc = &priv->rx_desc_cpu[desc_idx];
338
339 /* make sure we actually read the descriptor status at
340 * each loop */
341 rmb();
342
343 len_stat = desc->len_stat;
344
345 /* break if dma ownership belongs to hw */
346 if (len_stat & DMADESC_OWNER_MASK)
347 break;
348
349 processed++;
350 priv->rx_curr_desc++;
351 if (priv->rx_curr_desc == priv->rx_ring_size)
352 priv->rx_curr_desc = 0;
353 priv->rx_desc_count--;
354
355 /* if the packet does not have start of packet _and_
356 * end of packet flag set, then just recycle it */
357 if ((len_stat & (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) !=
358 (DMADESC_ESOP_MASK >> priv->dma_desc_shift)) {
359 dev->stats.rx_dropped++;
360 continue;
361 }
362
363 /* recycle packet if it's marked as bad */
364 if (!priv->enet_is_sw &&
365 unlikely(len_stat & DMADESC_ERR_MASK)) {
366 dev->stats.rx_errors++;
367
368 if (len_stat & DMADESC_OVSIZE_MASK)
369 dev->stats.rx_length_errors++;
370 if (len_stat & DMADESC_CRC_MASK)
371 dev->stats.rx_crc_errors++;
372 if (len_stat & DMADESC_UNDER_MASK)
373 dev->stats.rx_frame_errors++;
374 if (len_stat & DMADESC_OV_MASK)
375 dev->stats.rx_fifo_errors++;
376 continue;
377 }
378
379 /* valid packet */
380 skb = priv->rx_skb[desc_idx];
381 len = (len_stat & DMADESC_LENGTH_MASK) >> DMADESC_LENGTH_SHIFT;
382 /* don't include FCS */
383 len -= 4;
384
385 if (len < copybreak) {
386 struct sk_buff *nskb;
387
388 nskb = netdev_alloc_skb_ip_align(dev, len);
389 if (!nskb) {
390 /* forget packet, just rearm desc */
391 dev->stats.rx_dropped++;
392 continue;
393 }
394
395 dma_sync_single_for_cpu(kdev, desc->address,
396 len, DMA_FROM_DEVICE);
397 memcpy(nskb->data, skb->data, len);
398 dma_sync_single_for_device(kdev, desc->address,
399 len, DMA_FROM_DEVICE);
400 skb = nskb;
401 } else {
402 dma_unmap_single(&priv->pdev->dev, desc->address,
403 priv->rx_skb_size, DMA_FROM_DEVICE);
404 priv->rx_skb[desc_idx] = NULL;
405 }
406
407 skb_put(skb, len);
408 skb->protocol = eth_type_trans(skb, dev);
409 dev->stats.rx_packets++;
410 dev->stats.rx_bytes += len;
411 netif_receive_skb(skb);
412
413 } while (--budget > 0);
414
415 if (processed || !priv->rx_desc_count) {
416 bcm_enet_refill_rx(dev);
417
418 /* kick rx dma */
419 enet_dmac_writel(priv, priv->dma_chan_en_mask,
420 ENETDMAC_CHANCFG, priv->rx_chan);
421 }
422
423 return processed;
424}
425
426
427/*
428 * try to or force reclaim of transmitted buffers
429 */
430static int bcm_enet_tx_reclaim(struct net_device *dev, int force)
431{
432 struct bcm_enet_priv *priv;
433 int released;
434
435 priv = netdev_priv(dev);
436 released = 0;
437
438 while (priv->tx_desc_count < priv->tx_ring_size) {
439 struct bcm_enet_desc *desc;
440 struct sk_buff *skb;
441
442 /* We run in a bh and fight against start_xmit, which
443 * is called with bh disabled */
444 spin_lock(&priv->tx_lock);
445
446 desc = &priv->tx_desc_cpu[priv->tx_dirty_desc];
447
448 if (!force && (desc->len_stat & DMADESC_OWNER_MASK)) {
449 spin_unlock(&priv->tx_lock);
450 break;
451 }
452
453 /* ensure other field of the descriptor were not read
454 * before we checked ownership */
455 rmb();
456
457 skb = priv->tx_skb[priv->tx_dirty_desc];
458 priv->tx_skb[priv->tx_dirty_desc] = NULL;
459 dma_unmap_single(&priv->pdev->dev, desc->address, skb->len,
460 DMA_TO_DEVICE);
461
462 priv->tx_dirty_desc++;
463 if (priv->tx_dirty_desc == priv->tx_ring_size)
464 priv->tx_dirty_desc = 0;
465 priv->tx_desc_count++;
466
467 spin_unlock(&priv->tx_lock);
468
469 if (desc->len_stat & DMADESC_UNDER_MASK)
470 dev->stats.tx_errors++;
471
472 dev_kfree_skb(skb);
473 released++;
474 }
475
476 if (netif_queue_stopped(dev) && released)
477 netif_wake_queue(dev);
478
479 return released;
480}
481
482/*
483 * poll func, called by network core
484 */
485static int bcm_enet_poll(struct napi_struct *napi, int budget)
486{
487 struct bcm_enet_priv *priv;
488 struct net_device *dev;
489 int tx_work_done, rx_work_done;
490
491 priv = container_of(napi, struct bcm_enet_priv, napi);
492 dev = priv->net_dev;
493
494 /* ack interrupts */
495 enet_dmac_writel(priv, priv->dma_chan_int_mask,
496 ENETDMAC_IR, priv->rx_chan);
497 enet_dmac_writel(priv, priv->dma_chan_int_mask,
498 ENETDMAC_IR, priv->tx_chan);
499
500 /* reclaim sent skb */
501 tx_work_done = bcm_enet_tx_reclaim(dev, 0);
502
503 spin_lock(&priv->rx_lock);
504 rx_work_done = bcm_enet_receive_queue(dev, budget);
505 spin_unlock(&priv->rx_lock);
506
507 if (rx_work_done >= budget || tx_work_done > 0) {
508 /* rx/tx queue is not yet empty/clean */
509 return rx_work_done;
510 }
511
512 /* no more packet in rx/tx queue, remove device from poll
513 * queue */
514 napi_complete(napi);
515
516 /* restore rx/tx interrupt */
517 enet_dmac_writel(priv, priv->dma_chan_int_mask,
518 ENETDMAC_IRMASK, priv->rx_chan);
519 enet_dmac_writel(priv, priv->dma_chan_int_mask,
520 ENETDMAC_IRMASK, priv->tx_chan);
521
522 return rx_work_done;
523}
524
525/*
526 * mac interrupt handler
527 */
528static irqreturn_t bcm_enet_isr_mac(int irq, void *dev_id)
529{
530 struct net_device *dev;
531 struct bcm_enet_priv *priv;
532 u32 stat;
533
534 dev = dev_id;
535 priv = netdev_priv(dev);
536
537 stat = enet_readl(priv, ENET_IR_REG);
538 if (!(stat & ENET_IR_MIB))
539 return IRQ_NONE;
540
541 /* clear & mask interrupt */
542 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
543 enet_writel(priv, 0, ENET_IRMASK_REG);
544
545 /* read mib registers in workqueue */
546 schedule_work(&priv->mib_update_task);
547
548 return IRQ_HANDLED;
549}
550
551/*
552 * rx/tx dma interrupt handler
553 */
554static irqreturn_t bcm_enet_isr_dma(int irq, void *dev_id)
555{
556 struct net_device *dev;
557 struct bcm_enet_priv *priv;
558
559 dev = dev_id;
560 priv = netdev_priv(dev);
561
562 /* mask rx/tx interrupts */
563 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
564 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
565
566 napi_schedule(&priv->napi);
567
568 return IRQ_HANDLED;
569}
570
571/*
572 * tx request callback
573 */
574static int bcm_enet_start_xmit(struct sk_buff *skb, struct net_device *dev)
575{
576 struct bcm_enet_priv *priv;
577 struct bcm_enet_desc *desc;
578 u32 len_stat;
579 int ret;
580
581 priv = netdev_priv(dev);
582
583 /* lock against tx reclaim */
584 spin_lock(&priv->tx_lock);
585
586 /* make sure the tx hw queue is not full, should not happen
587 * since we stop queue before it's the case */
588 if (unlikely(!priv->tx_desc_count)) {
589 netif_stop_queue(dev);
590 dev_err(&priv->pdev->dev, "xmit called with no tx desc "
591 "available?\n");
592 ret = NETDEV_TX_BUSY;
593 goto out_unlock;
594 }
595
596 /* pad small packets sent on a switch device */
597 if (priv->enet_is_sw && skb->len < 64) {
598 int needed = 64 - skb->len;
599 char *data;
600
601 if (unlikely(skb_tailroom(skb) < needed)) {
602 struct sk_buff *nskb;
603
604 nskb = skb_copy_expand(skb, 0, needed, GFP_ATOMIC);
605 if (!nskb) {
606 ret = NETDEV_TX_BUSY;
607 goto out_unlock;
608 }
609 dev_kfree_skb(skb);
610 skb = nskb;
611 }
612 data = skb_put(skb, needed);
613 memset(data, 0, needed);
614 }
615
616 /* point to the next available desc */
617 desc = &priv->tx_desc_cpu[priv->tx_curr_desc];
618 priv->tx_skb[priv->tx_curr_desc] = skb;
619
620 /* fill descriptor */
621 desc->address = dma_map_single(&priv->pdev->dev, skb->data, skb->len,
622 DMA_TO_DEVICE);
623
624 len_stat = (skb->len << DMADESC_LENGTH_SHIFT) & DMADESC_LENGTH_MASK;
625 len_stat |= (DMADESC_ESOP_MASK >> priv->dma_desc_shift) |
626 DMADESC_APPEND_CRC |
627 DMADESC_OWNER_MASK;
628
629 priv->tx_curr_desc++;
630 if (priv->tx_curr_desc == priv->tx_ring_size) {
631 priv->tx_curr_desc = 0;
632 len_stat |= (DMADESC_WRAP_MASK >> priv->dma_desc_shift);
633 }
634 priv->tx_desc_count--;
635
636 /* dma might be already polling, make sure we update desc
637 * fields in correct order */
638 wmb();
639 desc->len_stat = len_stat;
640 wmb();
641
642 /* kick tx dma */
643 enet_dmac_writel(priv, priv->dma_chan_en_mask,
644 ENETDMAC_CHANCFG, priv->tx_chan);
645
646 /* stop queue if no more desc available */
647 if (!priv->tx_desc_count)
648 netif_stop_queue(dev);
649
650 dev->stats.tx_bytes += skb->len;
651 dev->stats.tx_packets++;
652 ret = NETDEV_TX_OK;
653
654out_unlock:
655 spin_unlock(&priv->tx_lock);
656 return ret;
657}
658
659/*
660 * Change the interface's mac address.
661 */
662static int bcm_enet_set_mac_address(struct net_device *dev, void *p)
663{
664 struct bcm_enet_priv *priv;
665 struct sockaddr *addr = p;
666 u32 val;
667
668 priv = netdev_priv(dev);
669 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
670
671 /* use perfect match register 0 to store my mac address */
672 val = (dev->dev_addr[2] << 24) | (dev->dev_addr[3] << 16) |
673 (dev->dev_addr[4] << 8) | dev->dev_addr[5];
674 enet_writel(priv, val, ENET_PML_REG(0));
675
676 val = (dev->dev_addr[0] << 8 | dev->dev_addr[1]);
677 val |= ENET_PMH_DATAVALID_MASK;
678 enet_writel(priv, val, ENET_PMH_REG(0));
679
680 return 0;
681}
682
683/*
684 * Change rx mode (promiscuous/allmulti) and update multicast list
685 */
686static void bcm_enet_set_multicast_list(struct net_device *dev)
687{
688 struct bcm_enet_priv *priv;
689 struct netdev_hw_addr *ha;
690 u32 val;
691 int i;
692
693 priv = netdev_priv(dev);
694
695 val = enet_readl(priv, ENET_RXCFG_REG);
696
697 if (dev->flags & IFF_PROMISC)
698 val |= ENET_RXCFG_PROMISC_MASK;
699 else
700 val &= ~ENET_RXCFG_PROMISC_MASK;
701
702 /* only 3 perfect match registers left, first one is used for
703 * own mac address */
704 if ((dev->flags & IFF_ALLMULTI) || netdev_mc_count(dev) > 3)
705 val |= ENET_RXCFG_ALLMCAST_MASK;
706 else
707 val &= ~ENET_RXCFG_ALLMCAST_MASK;
708
709 /* no need to set perfect match registers if we catch all
710 * multicast */
711 if (val & ENET_RXCFG_ALLMCAST_MASK) {
712 enet_writel(priv, val, ENET_RXCFG_REG);
713 return;
714 }
715
716 i = 0;
717 netdev_for_each_mc_addr(ha, dev) {
718 u8 *dmi_addr;
719 u32 tmp;
720
721 if (i == 3)
722 break;
723 /* update perfect match registers */
724 dmi_addr = ha->addr;
725 tmp = (dmi_addr[2] << 24) | (dmi_addr[3] << 16) |
726 (dmi_addr[4] << 8) | dmi_addr[5];
727 enet_writel(priv, tmp, ENET_PML_REG(i + 1));
728
729 tmp = (dmi_addr[0] << 8 | dmi_addr[1]);
730 tmp |= ENET_PMH_DATAVALID_MASK;
731 enet_writel(priv, tmp, ENET_PMH_REG(i++ + 1));
732 }
733
734 for (; i < 3; i++) {
735 enet_writel(priv, 0, ENET_PML_REG(i + 1));
736 enet_writel(priv, 0, ENET_PMH_REG(i + 1));
737 }
738
739 enet_writel(priv, val, ENET_RXCFG_REG);
740}
741
742/*
743 * set mac duplex parameters
744 */
745static void bcm_enet_set_duplex(struct bcm_enet_priv *priv, int fullduplex)
746{
747 u32 val;
748
749 val = enet_readl(priv, ENET_TXCTL_REG);
750 if (fullduplex)
751 val |= ENET_TXCTL_FD_MASK;
752 else
753 val &= ~ENET_TXCTL_FD_MASK;
754 enet_writel(priv, val, ENET_TXCTL_REG);
755}
756
757/*
758 * set mac flow control parameters
759 */
760static void bcm_enet_set_flow(struct bcm_enet_priv *priv, int rx_en, int tx_en)
761{
762 u32 val;
763
764 /* rx flow control (pause frame handling) */
765 val = enet_readl(priv, ENET_RXCFG_REG);
766 if (rx_en)
767 val |= ENET_RXCFG_ENFLOW_MASK;
768 else
769 val &= ~ENET_RXCFG_ENFLOW_MASK;
770 enet_writel(priv, val, ENET_RXCFG_REG);
771
772 if (!priv->dma_has_sram)
773 return;
774
775 /* tx flow control (pause frame generation) */
776 val = enet_dma_readl(priv, ENETDMA_CFG_REG);
777 if (tx_en)
778 val |= ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
779 else
780 val &= ~ENETDMA_CFG_FLOWCH_MASK(priv->rx_chan);
781 enet_dma_writel(priv, val, ENETDMA_CFG_REG);
782}
783
784/*
785 * link changed callback (from phylib)
786 */
787static void bcm_enet_adjust_phy_link(struct net_device *dev)
788{
789 struct bcm_enet_priv *priv;
790 struct phy_device *phydev;
791 int status_changed;
792
793 priv = netdev_priv(dev);
794 phydev = priv->phydev;
795 status_changed = 0;
796
797 if (priv->old_link != phydev->link) {
798 status_changed = 1;
799 priv->old_link = phydev->link;
800 }
801
802 /* reflect duplex change in mac configuration */
803 if (phydev->link && phydev->duplex != priv->old_duplex) {
804 bcm_enet_set_duplex(priv,
805 (phydev->duplex == DUPLEX_FULL) ? 1 : 0);
806 status_changed = 1;
807 priv->old_duplex = phydev->duplex;
808 }
809
810 /* enable flow control if remote advertise it (trust phylib to
811 * check that duplex is full */
812 if (phydev->link && phydev->pause != priv->old_pause) {
813 int rx_pause_en, tx_pause_en;
814
815 if (phydev->pause) {
816 /* pause was advertised by lpa and us */
817 rx_pause_en = 1;
818 tx_pause_en = 1;
819 } else if (!priv->pause_auto) {
820 /* pause setting overrided by user */
821 rx_pause_en = priv->pause_rx;
822 tx_pause_en = priv->pause_tx;
823 } else {
824 rx_pause_en = 0;
825 tx_pause_en = 0;
826 }
827
828 bcm_enet_set_flow(priv, rx_pause_en, tx_pause_en);
829 status_changed = 1;
830 priv->old_pause = phydev->pause;
831 }
832
833 if (status_changed) {
834 pr_info("%s: link %s", dev->name, phydev->link ?
835 "UP" : "DOWN");
836 if (phydev->link)
837 pr_cont(" - %d/%s - flow control %s", phydev->speed,
838 DUPLEX_FULL == phydev->duplex ? "full" : "half",
839 phydev->pause == 1 ? "rx&tx" : "off");
840
841 pr_cont("\n");
842 }
843}
844
845/*
846 * link changed callback (if phylib is not used)
847 */
848static void bcm_enet_adjust_link(struct net_device *dev)
849{
850 struct bcm_enet_priv *priv;
851
852 priv = netdev_priv(dev);
853 bcm_enet_set_duplex(priv, priv->force_duplex_full);
854 bcm_enet_set_flow(priv, priv->pause_rx, priv->pause_tx);
855 netif_carrier_on(dev);
856
857 pr_info("%s: link forced UP - %d/%s - flow control %s/%s\n",
858 dev->name,
859 priv->force_speed_100 ? 100 : 10,
860 priv->force_duplex_full ? "full" : "half",
861 priv->pause_rx ? "rx" : "off",
862 priv->pause_tx ? "tx" : "off");
863}
864
865/*
866 * open callback, allocate dma rings & buffers and start rx operation
867 */
868static int bcm_enet_open(struct net_device *dev)
869{
870 struct bcm_enet_priv *priv;
871 struct sockaddr addr;
872 struct device *kdev;
873 struct phy_device *phydev;
874 int i, ret;
875 unsigned int size;
876 char phy_id[MII_BUS_ID_SIZE + 3];
877 void *p;
878 u32 val;
879
880 priv = netdev_priv(dev);
881 kdev = &priv->pdev->dev;
882
883 if (priv->has_phy) {
884 /* connect to PHY */
885 snprintf(phy_id, sizeof(phy_id), PHY_ID_FMT,
886 priv->mii_bus->id, priv->phy_id);
887
888 phydev = phy_connect(dev, phy_id, bcm_enet_adjust_phy_link,
889 PHY_INTERFACE_MODE_MII);
890
891 if (IS_ERR(phydev)) {
892 dev_err(kdev, "could not attach to PHY\n");
893 return PTR_ERR(phydev);
894 }
895
896 /* mask with MAC supported features */
897 phydev->supported &= (SUPPORTED_10baseT_Half |
898 SUPPORTED_10baseT_Full |
899 SUPPORTED_100baseT_Half |
900 SUPPORTED_100baseT_Full |
901 SUPPORTED_Autoneg |
902 SUPPORTED_Pause |
903 SUPPORTED_MII);
904 phydev->advertising = phydev->supported;
905
906 if (priv->pause_auto && priv->pause_rx && priv->pause_tx)
907 phydev->advertising |= SUPPORTED_Pause;
908 else
909 phydev->advertising &= ~SUPPORTED_Pause;
910
911 dev_info(kdev, "attached PHY at address %d [%s]\n",
912 phydev->addr, phydev->drv->name);
913
914 priv->old_link = 0;
915 priv->old_duplex = -1;
916 priv->old_pause = -1;
917 priv->phydev = phydev;
918 }
919
920 /* mask all interrupts and request them */
921 enet_writel(priv, 0, ENET_IRMASK_REG);
922 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
923 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
924
925 ret = request_irq(dev->irq, bcm_enet_isr_mac, 0, dev->name, dev);
926 if (ret)
927 goto out_phy_disconnect;
928
929 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma, 0,
930 dev->name, dev);
931 if (ret)
932 goto out_freeirq;
933
934 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
935 0, dev->name, dev);
936 if (ret)
937 goto out_freeirq_rx;
938
939 /* initialize perfect match registers */
940 for (i = 0; i < 4; i++) {
941 enet_writel(priv, 0, ENET_PML_REG(i));
942 enet_writel(priv, 0, ENET_PMH_REG(i));
943 }
944
945 /* write device mac address */
946 memcpy(addr.sa_data, dev->dev_addr, ETH_ALEN);
947 bcm_enet_set_mac_address(dev, &addr);
948
949 /* allocate rx dma ring */
950 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
951 p = dma_zalloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
952 if (!p) {
953 ret = -ENOMEM;
954 goto out_freeirq_tx;
955 }
956
957 priv->rx_desc_alloc_size = size;
958 priv->rx_desc_cpu = p;
959
960 /* allocate tx dma ring */
961 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
962 p = dma_zalloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
963 if (!p) {
964 ret = -ENOMEM;
965 goto out_free_rx_ring;
966 }
967
968 priv->tx_desc_alloc_size = size;
969 priv->tx_desc_cpu = p;
970
971 priv->tx_skb = kcalloc(priv->tx_ring_size, sizeof(struct sk_buff *),
972 GFP_KERNEL);
973 if (!priv->tx_skb) {
974 ret = -ENOMEM;
975 goto out_free_tx_ring;
976 }
977
978 priv->tx_desc_count = priv->tx_ring_size;
979 priv->tx_dirty_desc = 0;
980 priv->tx_curr_desc = 0;
981 spin_lock_init(&priv->tx_lock);
982
983 /* init & fill rx ring with skbs */
984 priv->rx_skb = kcalloc(priv->rx_ring_size, sizeof(struct sk_buff *),
985 GFP_KERNEL);
986 if (!priv->rx_skb) {
987 ret = -ENOMEM;
988 goto out_free_tx_skb;
989 }
990
991 priv->rx_desc_count = 0;
992 priv->rx_dirty_desc = 0;
993 priv->rx_curr_desc = 0;
994
995 /* initialize flow control buffer allocation */
996 if (priv->dma_has_sram)
997 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
998 ENETDMA_BUFALLOC_REG(priv->rx_chan));
999 else
1000 enet_dmac_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
1001 ENETDMAC_BUFALLOC, priv->rx_chan);
1002
1003 if (bcm_enet_refill_rx(dev)) {
1004 dev_err(kdev, "cannot allocate rx skb queue\n");
1005 ret = -ENOMEM;
1006 goto out;
1007 }
1008
1009 /* write rx & tx ring addresses */
1010 if (priv->dma_has_sram) {
1011 enet_dmas_writel(priv, priv->rx_desc_dma,
1012 ENETDMAS_RSTART_REG, priv->rx_chan);
1013 enet_dmas_writel(priv, priv->tx_desc_dma,
1014 ENETDMAS_RSTART_REG, priv->tx_chan);
1015 } else {
1016 enet_dmac_writel(priv, priv->rx_desc_dma,
1017 ENETDMAC_RSTART, priv->rx_chan);
1018 enet_dmac_writel(priv, priv->tx_desc_dma,
1019 ENETDMAC_RSTART, priv->tx_chan);
1020 }
1021
1022 /* clear remaining state ram for rx & tx channel */
1023 if (priv->dma_has_sram) {
1024 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
1025 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
1026 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
1027 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
1028 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
1029 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
1030 } else {
1031 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->rx_chan);
1032 enet_dmac_writel(priv, 0, ENETDMAC_FC, priv->tx_chan);
1033 }
1034
1035 /* set max rx/tx length */
1036 enet_writel(priv, priv->hw_mtu, ENET_RXMAXLEN_REG);
1037 enet_writel(priv, priv->hw_mtu, ENET_TXMAXLEN_REG);
1038
1039 /* set dma maximum burst len */
1040 enet_dmac_writel(priv, priv->dma_maxburst,
1041 ENETDMAC_MAXBURST, priv->rx_chan);
1042 enet_dmac_writel(priv, priv->dma_maxburst,
1043 ENETDMAC_MAXBURST, priv->tx_chan);
1044
1045 /* set correct transmit fifo watermark */
1046 enet_writel(priv, BCMENET_TX_FIFO_TRESH, ENET_TXWMARK_REG);
1047
1048 /* set flow control low/high threshold to 1/3 / 2/3 */
1049 if (priv->dma_has_sram) {
1050 val = priv->rx_ring_size / 3;
1051 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
1052 val = (priv->rx_ring_size * 2) / 3;
1053 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
1054 } else {
1055 enet_dmac_writel(priv, 5, ENETDMAC_FC, priv->rx_chan);
1056 enet_dmac_writel(priv, priv->rx_ring_size, ENETDMAC_LEN, priv->rx_chan);
1057 enet_dmac_writel(priv, priv->tx_ring_size, ENETDMAC_LEN, priv->tx_chan);
1058 }
1059
1060 /* all set, enable mac and interrupts, start dma engine and
1061 * kick rx dma channel */
1062 wmb();
1063 val = enet_readl(priv, ENET_CTL_REG);
1064 val |= ENET_CTL_ENABLE_MASK;
1065 enet_writel(priv, val, ENET_CTL_REG);
1066 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
1067 enet_dmac_writel(priv, priv->dma_chan_en_mask,
1068 ENETDMAC_CHANCFG, priv->rx_chan);
1069
1070 /* watch "mib counters about to overflow" interrupt */
1071 enet_writel(priv, ENET_IR_MIB, ENET_IR_REG);
1072 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1073
1074 /* watch "packet transferred" interrupt in rx and tx */
1075 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1076 ENETDMAC_IR, priv->rx_chan);
1077 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1078 ENETDMAC_IR, priv->tx_chan);
1079
1080 /* make sure we enable napi before rx interrupt */
1081 napi_enable(&priv->napi);
1082
1083 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1084 ENETDMAC_IRMASK, priv->rx_chan);
1085 enet_dmac_writel(priv, priv->dma_chan_int_mask,
1086 ENETDMAC_IRMASK, priv->tx_chan);
1087
1088 if (priv->has_phy)
1089 phy_start(priv->phydev);
1090 else
1091 bcm_enet_adjust_link(dev);
1092
1093 netif_start_queue(dev);
1094 return 0;
1095
1096out:
1097 for (i = 0; i < priv->rx_ring_size; i++) {
1098 struct bcm_enet_desc *desc;
1099
1100 if (!priv->rx_skb[i])
1101 continue;
1102
1103 desc = &priv->rx_desc_cpu[i];
1104 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
1105 DMA_FROM_DEVICE);
1106 kfree_skb(priv->rx_skb[i]);
1107 }
1108 kfree(priv->rx_skb);
1109
1110out_free_tx_skb:
1111 kfree(priv->tx_skb);
1112
1113out_free_tx_ring:
1114 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1115 priv->tx_desc_cpu, priv->tx_desc_dma);
1116
1117out_free_rx_ring:
1118 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1119 priv->rx_desc_cpu, priv->rx_desc_dma);
1120
1121out_freeirq_tx:
1122 free_irq(priv->irq_tx, dev);
1123
1124out_freeirq_rx:
1125 free_irq(priv->irq_rx, dev);
1126
1127out_freeirq:
1128 free_irq(dev->irq, dev);
1129
1130out_phy_disconnect:
1131 phy_disconnect(priv->phydev);
1132
1133 return ret;
1134}
1135
1136/*
1137 * disable mac
1138 */
1139static void bcm_enet_disable_mac(struct bcm_enet_priv *priv)
1140{
1141 int limit;
1142 u32 val;
1143
1144 val = enet_readl(priv, ENET_CTL_REG);
1145 val |= ENET_CTL_DISABLE_MASK;
1146 enet_writel(priv, val, ENET_CTL_REG);
1147
1148 limit = 1000;
1149 do {
1150 u32 val;
1151
1152 val = enet_readl(priv, ENET_CTL_REG);
1153 if (!(val & ENET_CTL_DISABLE_MASK))
1154 break;
1155 udelay(1);
1156 } while (limit--);
1157}
1158
1159/*
1160 * disable dma in given channel
1161 */
1162static void bcm_enet_disable_dma(struct bcm_enet_priv *priv, int chan)
1163{
1164 int limit;
1165
1166 enet_dmac_writel(priv, 0, ENETDMAC_CHANCFG, chan);
1167
1168 limit = 1000;
1169 do {
1170 u32 val;
1171
1172 val = enet_dmac_readl(priv, ENETDMAC_CHANCFG, chan);
1173 if (!(val & ENETDMAC_CHANCFG_EN_MASK))
1174 break;
1175 udelay(1);
1176 } while (limit--);
1177}
1178
1179/*
1180 * stop callback
1181 */
1182static int bcm_enet_stop(struct net_device *dev)
1183{
1184 struct bcm_enet_priv *priv;
1185 struct device *kdev;
1186 int i;
1187
1188 priv = netdev_priv(dev);
1189 kdev = &priv->pdev->dev;
1190
1191 netif_stop_queue(dev);
1192 napi_disable(&priv->napi);
1193 if (priv->has_phy)
1194 phy_stop(priv->phydev);
1195 del_timer_sync(&priv->rx_timeout);
1196
1197 /* mask all interrupts */
1198 enet_writel(priv, 0, ENET_IRMASK_REG);
1199 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
1200 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
1201
1202 /* make sure no mib update is scheduled */
1203 cancel_work_sync(&priv->mib_update_task);
1204
1205 /* disable dma & mac */
1206 bcm_enet_disable_dma(priv, priv->tx_chan);
1207 bcm_enet_disable_dma(priv, priv->rx_chan);
1208 bcm_enet_disable_mac(priv);
1209
1210 /* force reclaim of all tx buffers */
1211 bcm_enet_tx_reclaim(dev, 1);
1212
1213 /* free the rx skb ring */
1214 for (i = 0; i < priv->rx_ring_size; i++) {
1215 struct bcm_enet_desc *desc;
1216
1217 if (!priv->rx_skb[i])
1218 continue;
1219
1220 desc = &priv->rx_desc_cpu[i];
1221 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
1222 DMA_FROM_DEVICE);
1223 kfree_skb(priv->rx_skb[i]);
1224 }
1225
1226 /* free remaining allocated memory */
1227 kfree(priv->rx_skb);
1228 kfree(priv->tx_skb);
1229 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
1230 priv->rx_desc_cpu, priv->rx_desc_dma);
1231 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
1232 priv->tx_desc_cpu, priv->tx_desc_dma);
1233 free_irq(priv->irq_tx, dev);
1234 free_irq(priv->irq_rx, dev);
1235 free_irq(dev->irq, dev);
1236
1237 /* release phy */
1238 if (priv->has_phy) {
1239 phy_disconnect(priv->phydev);
1240 priv->phydev = NULL;
1241 }
1242
1243 return 0;
1244}
1245
1246/*
1247 * ethtool callbacks
1248 */
1249struct bcm_enet_stats {
1250 char stat_string[ETH_GSTRING_LEN];
1251 int sizeof_stat;
1252 int stat_offset;
1253 int mib_reg;
1254};
1255
1256#define GEN_STAT(m) sizeof(((struct bcm_enet_priv *)0)->m), \
1257 offsetof(struct bcm_enet_priv, m)
1258#define DEV_STAT(m) sizeof(((struct net_device_stats *)0)->m), \
1259 offsetof(struct net_device_stats, m)
1260
1261static const struct bcm_enet_stats bcm_enet_gstrings_stats[] = {
1262 { "rx_packets", DEV_STAT(rx_packets), -1 },
1263 { "tx_packets", DEV_STAT(tx_packets), -1 },
1264 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
1265 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
1266 { "rx_errors", DEV_STAT(rx_errors), -1 },
1267 { "tx_errors", DEV_STAT(tx_errors), -1 },
1268 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
1269 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
1270
1271 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETH_MIB_RX_GD_OCTETS},
1272 { "rx_good_pkts", GEN_STAT(mib.rx_gd_pkts), ETH_MIB_RX_GD_PKTS },
1273 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETH_MIB_RX_BRDCAST },
1274 { "rx_multicast", GEN_STAT(mib.rx_mult), ETH_MIB_RX_MULT },
1275 { "rx_64_octets", GEN_STAT(mib.rx_64), ETH_MIB_RX_64 },
1276 { "rx_65_127_oct", GEN_STAT(mib.rx_65_127), ETH_MIB_RX_65_127 },
1277 { "rx_128_255_oct", GEN_STAT(mib.rx_128_255), ETH_MIB_RX_128_255 },
1278 { "rx_256_511_oct", GEN_STAT(mib.rx_256_511), ETH_MIB_RX_256_511 },
1279 { "rx_512_1023_oct", GEN_STAT(mib.rx_512_1023), ETH_MIB_RX_512_1023 },
1280 { "rx_1024_max_oct", GEN_STAT(mib.rx_1024_max), ETH_MIB_RX_1024_MAX },
1281 { "rx_jabber", GEN_STAT(mib.rx_jab), ETH_MIB_RX_JAB },
1282 { "rx_oversize", GEN_STAT(mib.rx_ovr), ETH_MIB_RX_OVR },
1283 { "rx_fragment", GEN_STAT(mib.rx_frag), ETH_MIB_RX_FRAG },
1284 { "rx_dropped", GEN_STAT(mib.rx_drop), ETH_MIB_RX_DROP },
1285 { "rx_crc_align", GEN_STAT(mib.rx_crc_align), ETH_MIB_RX_CRC_ALIGN },
1286 { "rx_undersize", GEN_STAT(mib.rx_und), ETH_MIB_RX_UND },
1287 { "rx_crc", GEN_STAT(mib.rx_crc), ETH_MIB_RX_CRC },
1288 { "rx_align", GEN_STAT(mib.rx_align), ETH_MIB_RX_ALIGN },
1289 { "rx_symbol_error", GEN_STAT(mib.rx_sym), ETH_MIB_RX_SYM },
1290 { "rx_pause", GEN_STAT(mib.rx_pause), ETH_MIB_RX_PAUSE },
1291 { "rx_control", GEN_STAT(mib.rx_cntrl), ETH_MIB_RX_CNTRL },
1292
1293 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETH_MIB_TX_GD_OCTETS },
1294 { "tx_good_pkts", GEN_STAT(mib.tx_gd_pkts), ETH_MIB_TX_GD_PKTS },
1295 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETH_MIB_TX_BRDCAST },
1296 { "tx_multicast", GEN_STAT(mib.tx_mult), ETH_MIB_TX_MULT },
1297 { "tx_64_oct", GEN_STAT(mib.tx_64), ETH_MIB_TX_64 },
1298 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETH_MIB_TX_65_127 },
1299 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETH_MIB_TX_128_255 },
1300 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETH_MIB_TX_256_511 },
1301 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETH_MIB_TX_512_1023},
1302 { "tx_1024_max_oct", GEN_STAT(mib.tx_1024_max), ETH_MIB_TX_1024_MAX },
1303 { "tx_jabber", GEN_STAT(mib.tx_jab), ETH_MIB_TX_JAB },
1304 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETH_MIB_TX_OVR },
1305 { "tx_fragment", GEN_STAT(mib.tx_frag), ETH_MIB_TX_FRAG },
1306 { "tx_underrun", GEN_STAT(mib.tx_underrun), ETH_MIB_TX_UNDERRUN },
1307 { "tx_collisions", GEN_STAT(mib.tx_col), ETH_MIB_TX_COL },
1308 { "tx_single_collision", GEN_STAT(mib.tx_1_col), ETH_MIB_TX_1_COL },
1309 { "tx_multiple_collision", GEN_STAT(mib.tx_m_col), ETH_MIB_TX_M_COL },
1310 { "tx_excess_collision", GEN_STAT(mib.tx_ex_col), ETH_MIB_TX_EX_COL },
1311 { "tx_late_collision", GEN_STAT(mib.tx_late), ETH_MIB_TX_LATE },
1312 { "tx_deferred", GEN_STAT(mib.tx_def), ETH_MIB_TX_DEF },
1313 { "tx_carrier_sense", GEN_STAT(mib.tx_crs), ETH_MIB_TX_CRS },
1314 { "tx_pause", GEN_STAT(mib.tx_pause), ETH_MIB_TX_PAUSE },
1315
1316};
1317
1318#define BCM_ENET_STATS_LEN \
1319 (sizeof(bcm_enet_gstrings_stats) / sizeof(struct bcm_enet_stats))
1320
1321static const u32 unused_mib_regs[] = {
1322 ETH_MIB_TX_ALL_OCTETS,
1323 ETH_MIB_TX_ALL_PKTS,
1324 ETH_MIB_RX_ALL_OCTETS,
1325 ETH_MIB_RX_ALL_PKTS,
1326};
1327
1328
1329static void bcm_enet_get_drvinfo(struct net_device *netdev,
1330 struct ethtool_drvinfo *drvinfo)
1331{
1332 strlcpy(drvinfo->driver, bcm_enet_driver_name, sizeof(drvinfo->driver));
1333 strlcpy(drvinfo->version, bcm_enet_driver_version,
1334 sizeof(drvinfo->version));
1335 strlcpy(drvinfo->fw_version, "N/A", sizeof(drvinfo->fw_version));
1336 strlcpy(drvinfo->bus_info, "bcm63xx", sizeof(drvinfo->bus_info));
1337 drvinfo->n_stats = BCM_ENET_STATS_LEN;
1338}
1339
1340static int bcm_enet_get_sset_count(struct net_device *netdev,
1341 int string_set)
1342{
1343 switch (string_set) {
1344 case ETH_SS_STATS:
1345 return BCM_ENET_STATS_LEN;
1346 default:
1347 return -EINVAL;
1348 }
1349}
1350
1351static void bcm_enet_get_strings(struct net_device *netdev,
1352 u32 stringset, u8 *data)
1353{
1354 int i;
1355
1356 switch (stringset) {
1357 case ETH_SS_STATS:
1358 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1359 memcpy(data + i * ETH_GSTRING_LEN,
1360 bcm_enet_gstrings_stats[i].stat_string,
1361 ETH_GSTRING_LEN);
1362 }
1363 break;
1364 }
1365}
1366
1367static void update_mib_counters(struct bcm_enet_priv *priv)
1368{
1369 int i;
1370
1371 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1372 const struct bcm_enet_stats *s;
1373 u32 val;
1374 char *p;
1375
1376 s = &bcm_enet_gstrings_stats[i];
1377 if (s->mib_reg == -1)
1378 continue;
1379
1380 val = enet_readl(priv, ENET_MIB_REG(s->mib_reg));
1381 p = (char *)priv + s->stat_offset;
1382
1383 if (s->sizeof_stat == sizeof(u64))
1384 *(u64 *)p += val;
1385 else
1386 *(u32 *)p += val;
1387 }
1388
1389 /* also empty unused mib counters to make sure mib counter
1390 * overflow interrupt is cleared */
1391 for (i = 0; i < ARRAY_SIZE(unused_mib_regs); i++)
1392 (void)enet_readl(priv, ENET_MIB_REG(unused_mib_regs[i]));
1393}
1394
1395static void bcm_enet_update_mib_counters_defer(struct work_struct *t)
1396{
1397 struct bcm_enet_priv *priv;
1398
1399 priv = container_of(t, struct bcm_enet_priv, mib_update_task);
1400 mutex_lock(&priv->mib_update_lock);
1401 update_mib_counters(priv);
1402 mutex_unlock(&priv->mib_update_lock);
1403
1404 /* reenable mib interrupt */
1405 if (netif_running(priv->net_dev))
1406 enet_writel(priv, ENET_IR_MIB, ENET_IRMASK_REG);
1407}
1408
1409static void bcm_enet_get_ethtool_stats(struct net_device *netdev,
1410 struct ethtool_stats *stats,
1411 u64 *data)
1412{
1413 struct bcm_enet_priv *priv;
1414 int i;
1415
1416 priv = netdev_priv(netdev);
1417
1418 mutex_lock(&priv->mib_update_lock);
1419 update_mib_counters(priv);
1420
1421 for (i = 0; i < BCM_ENET_STATS_LEN; i++) {
1422 const struct bcm_enet_stats *s;
1423 char *p;
1424
1425 s = &bcm_enet_gstrings_stats[i];
1426 if (s->mib_reg == -1)
1427 p = (char *)&netdev->stats;
1428 else
1429 p = (char *)priv;
1430 p += s->stat_offset;
1431 data[i] = (s->sizeof_stat == sizeof(u64)) ?
1432 *(u64 *)p : *(u32 *)p;
1433 }
1434 mutex_unlock(&priv->mib_update_lock);
1435}
1436
1437static int bcm_enet_nway_reset(struct net_device *dev)
1438{
1439 struct bcm_enet_priv *priv;
1440
1441 priv = netdev_priv(dev);
1442 if (priv->has_phy) {
1443 if (!priv->phydev)
1444 return -ENODEV;
1445 return genphy_restart_aneg(priv->phydev);
1446 }
1447
1448 return -EOPNOTSUPP;
1449}
1450
1451static int bcm_enet_get_settings(struct net_device *dev,
1452 struct ethtool_cmd *cmd)
1453{
1454 struct bcm_enet_priv *priv;
1455
1456 priv = netdev_priv(dev);
1457
1458 cmd->maxrxpkt = 0;
1459 cmd->maxtxpkt = 0;
1460
1461 if (priv->has_phy) {
1462 if (!priv->phydev)
1463 return -ENODEV;
1464 return phy_ethtool_gset(priv->phydev, cmd);
1465 } else {
1466 cmd->autoneg = 0;
1467 ethtool_cmd_speed_set(cmd, ((priv->force_speed_100)
1468 ? SPEED_100 : SPEED_10));
1469 cmd->duplex = (priv->force_duplex_full) ?
1470 DUPLEX_FULL : DUPLEX_HALF;
1471 cmd->supported = ADVERTISED_10baseT_Half |
1472 ADVERTISED_10baseT_Full |
1473 ADVERTISED_100baseT_Half |
1474 ADVERTISED_100baseT_Full;
1475 cmd->advertising = 0;
1476 cmd->port = PORT_MII;
1477 cmd->transceiver = XCVR_EXTERNAL;
1478 }
1479 return 0;
1480}
1481
1482static int bcm_enet_set_settings(struct net_device *dev,
1483 struct ethtool_cmd *cmd)
1484{
1485 struct bcm_enet_priv *priv;
1486
1487 priv = netdev_priv(dev);
1488 if (priv->has_phy) {
1489 if (!priv->phydev)
1490 return -ENODEV;
1491 return phy_ethtool_sset(priv->phydev, cmd);
1492 } else {
1493
1494 if (cmd->autoneg ||
1495 (cmd->speed != SPEED_100 && cmd->speed != SPEED_10) ||
1496 cmd->port != PORT_MII)
1497 return -EINVAL;
1498
1499 priv->force_speed_100 = (cmd->speed == SPEED_100) ? 1 : 0;
1500 priv->force_duplex_full = (cmd->duplex == DUPLEX_FULL) ? 1 : 0;
1501
1502 if (netif_running(dev))
1503 bcm_enet_adjust_link(dev);
1504 return 0;
1505 }
1506}
1507
1508static void bcm_enet_get_ringparam(struct net_device *dev,
1509 struct ethtool_ringparam *ering)
1510{
1511 struct bcm_enet_priv *priv;
1512
1513 priv = netdev_priv(dev);
1514
1515 /* rx/tx ring is actually only limited by memory */
1516 ering->rx_max_pending = 8192;
1517 ering->tx_max_pending = 8192;
1518 ering->rx_pending = priv->rx_ring_size;
1519 ering->tx_pending = priv->tx_ring_size;
1520}
1521
1522static int bcm_enet_set_ringparam(struct net_device *dev,
1523 struct ethtool_ringparam *ering)
1524{
1525 struct bcm_enet_priv *priv;
1526 int was_running;
1527
1528 priv = netdev_priv(dev);
1529
1530 was_running = 0;
1531 if (netif_running(dev)) {
1532 bcm_enet_stop(dev);
1533 was_running = 1;
1534 }
1535
1536 priv->rx_ring_size = ering->rx_pending;
1537 priv->tx_ring_size = ering->tx_pending;
1538
1539 if (was_running) {
1540 int err;
1541
1542 err = bcm_enet_open(dev);
1543 if (err)
1544 dev_close(dev);
1545 else
1546 bcm_enet_set_multicast_list(dev);
1547 }
1548 return 0;
1549}
1550
1551static void bcm_enet_get_pauseparam(struct net_device *dev,
1552 struct ethtool_pauseparam *ecmd)
1553{
1554 struct bcm_enet_priv *priv;
1555
1556 priv = netdev_priv(dev);
1557 ecmd->autoneg = priv->pause_auto;
1558 ecmd->rx_pause = priv->pause_rx;
1559 ecmd->tx_pause = priv->pause_tx;
1560}
1561
1562static int bcm_enet_set_pauseparam(struct net_device *dev,
1563 struct ethtool_pauseparam *ecmd)
1564{
1565 struct bcm_enet_priv *priv;
1566
1567 priv = netdev_priv(dev);
1568
1569 if (priv->has_phy) {
1570 if (ecmd->autoneg && (ecmd->rx_pause != ecmd->tx_pause)) {
1571 /* asymetric pause mode not supported,
1572 * actually possible but integrated PHY has RO
1573 * asym_pause bit */
1574 return -EINVAL;
1575 }
1576 } else {
1577 /* no pause autoneg on direct mii connection */
1578 if (ecmd->autoneg)
1579 return -EINVAL;
1580 }
1581
1582 priv->pause_auto = ecmd->autoneg;
1583 priv->pause_rx = ecmd->rx_pause;
1584 priv->pause_tx = ecmd->tx_pause;
1585
1586 return 0;
1587}
1588
1589static const struct ethtool_ops bcm_enet_ethtool_ops = {
1590 .get_strings = bcm_enet_get_strings,
1591 .get_sset_count = bcm_enet_get_sset_count,
1592 .get_ethtool_stats = bcm_enet_get_ethtool_stats,
1593 .nway_reset = bcm_enet_nway_reset,
1594 .get_settings = bcm_enet_get_settings,
1595 .set_settings = bcm_enet_set_settings,
1596 .get_drvinfo = bcm_enet_get_drvinfo,
1597 .get_link = ethtool_op_get_link,
1598 .get_ringparam = bcm_enet_get_ringparam,
1599 .set_ringparam = bcm_enet_set_ringparam,
1600 .get_pauseparam = bcm_enet_get_pauseparam,
1601 .set_pauseparam = bcm_enet_set_pauseparam,
1602};
1603
1604static int bcm_enet_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
1605{
1606 struct bcm_enet_priv *priv;
1607
1608 priv = netdev_priv(dev);
1609 if (priv->has_phy) {
1610 if (!priv->phydev)
1611 return -ENODEV;
1612 return phy_mii_ioctl(priv->phydev, rq, cmd);
1613 } else {
1614 struct mii_if_info mii;
1615
1616 mii.dev = dev;
1617 mii.mdio_read = bcm_enet_mdio_read_mii;
1618 mii.mdio_write = bcm_enet_mdio_write_mii;
1619 mii.phy_id = 0;
1620 mii.phy_id_mask = 0x3f;
1621 mii.reg_num_mask = 0x1f;
1622 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
1623 }
1624}
1625
1626/*
1627 * calculate actual hardware mtu
1628 */
1629static int compute_hw_mtu(struct bcm_enet_priv *priv, int mtu)
1630{
1631 int actual_mtu;
1632
1633 actual_mtu = mtu;
1634
1635 /* add ethernet header + vlan tag size */
1636 actual_mtu += VLAN_ETH_HLEN;
1637
1638 if (actual_mtu < 64 || actual_mtu > BCMENET_MAX_MTU)
1639 return -EINVAL;
1640
1641 /*
1642 * setup maximum size before we get overflow mark in
1643 * descriptor, note that this will not prevent reception of
1644 * big frames, they will be split into multiple buffers
1645 * anyway
1646 */
1647 priv->hw_mtu = actual_mtu;
1648
1649 /*
1650 * align rx buffer size to dma burst len, account FCS since
1651 * it's appended
1652 */
1653 priv->rx_skb_size = ALIGN(actual_mtu + ETH_FCS_LEN,
1654 priv->dma_maxburst * 4);
1655 return 0;
1656}
1657
1658/*
1659 * adjust mtu, can't be called while device is running
1660 */
1661static int bcm_enet_change_mtu(struct net_device *dev, int new_mtu)
1662{
1663 int ret;
1664
1665 if (netif_running(dev))
1666 return -EBUSY;
1667
1668 ret = compute_hw_mtu(netdev_priv(dev), new_mtu);
1669 if (ret)
1670 return ret;
1671 dev->mtu = new_mtu;
1672 return 0;
1673}
1674
1675/*
1676 * preinit hardware to allow mii operation while device is down
1677 */
1678static void bcm_enet_hw_preinit(struct bcm_enet_priv *priv)
1679{
1680 u32 val;
1681 int limit;
1682
1683 /* make sure mac is disabled */
1684 bcm_enet_disable_mac(priv);
1685
1686 /* soft reset mac */
1687 val = ENET_CTL_SRESET_MASK;
1688 enet_writel(priv, val, ENET_CTL_REG);
1689 wmb();
1690
1691 limit = 1000;
1692 do {
1693 val = enet_readl(priv, ENET_CTL_REG);
1694 if (!(val & ENET_CTL_SRESET_MASK))
1695 break;
1696 udelay(1);
1697 } while (limit--);
1698
1699 /* select correct mii interface */
1700 val = enet_readl(priv, ENET_CTL_REG);
1701 if (priv->use_external_mii)
1702 val |= ENET_CTL_EPHYSEL_MASK;
1703 else
1704 val &= ~ENET_CTL_EPHYSEL_MASK;
1705 enet_writel(priv, val, ENET_CTL_REG);
1706
1707 /* turn on mdc clock */
1708 enet_writel(priv, (0x1f << ENET_MIISC_MDCFREQDIV_SHIFT) |
1709 ENET_MIISC_PREAMBLEEN_MASK, ENET_MIISC_REG);
1710
1711 /* set mib counters to self-clear when read */
1712 val = enet_readl(priv, ENET_MIBCTL_REG);
1713 val |= ENET_MIBCTL_RDCLEAR_MASK;
1714 enet_writel(priv, val, ENET_MIBCTL_REG);
1715}
1716
1717static const struct net_device_ops bcm_enet_ops = {
1718 .ndo_open = bcm_enet_open,
1719 .ndo_stop = bcm_enet_stop,
1720 .ndo_start_xmit = bcm_enet_start_xmit,
1721 .ndo_set_mac_address = bcm_enet_set_mac_address,
1722 .ndo_set_rx_mode = bcm_enet_set_multicast_list,
1723 .ndo_do_ioctl = bcm_enet_ioctl,
1724 .ndo_change_mtu = bcm_enet_change_mtu,
1725};
1726
1727/*
1728 * allocate netdevice, request register memory and register device.
1729 */
1730static int bcm_enet_probe(struct platform_device *pdev)
1731{
1732 struct bcm_enet_priv *priv;
1733 struct net_device *dev;
1734 struct bcm63xx_enet_platform_data *pd;
1735 struct resource *res_mem, *res_irq, *res_irq_rx, *res_irq_tx;
1736 struct mii_bus *bus;
1737 const char *clk_name;
1738 int i, ret;
1739
1740 /* stop if shared driver failed, assume driver->probe will be
1741 * called in the same order we register devices (correct ?) */
1742 if (!bcm_enet_shared_base[0])
1743 return -ENODEV;
1744
1745 res_irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
1746 res_irq_rx = platform_get_resource(pdev, IORESOURCE_IRQ, 1);
1747 res_irq_tx = platform_get_resource(pdev, IORESOURCE_IRQ, 2);
1748 if (!res_irq || !res_irq_rx || !res_irq_tx)
1749 return -ENODEV;
1750
1751 ret = 0;
1752 dev = alloc_etherdev(sizeof(*priv));
1753 if (!dev)
1754 return -ENOMEM;
1755 priv = netdev_priv(dev);
1756
1757 priv->enet_is_sw = false;
1758 priv->dma_maxburst = BCMENET_DMA_MAXBURST;
1759
1760 ret = compute_hw_mtu(priv, dev->mtu);
1761 if (ret)
1762 goto out;
1763
1764 res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1765 priv->base = devm_ioremap_resource(&pdev->dev, res_mem);
1766 if (IS_ERR(priv->base)) {
1767 ret = PTR_ERR(priv->base);
1768 goto out;
1769 }
1770
1771 dev->irq = priv->irq = res_irq->start;
1772 priv->irq_rx = res_irq_rx->start;
1773 priv->irq_tx = res_irq_tx->start;
1774 priv->mac_id = pdev->id;
1775
1776 /* get rx & tx dma channel id for this mac */
1777 if (priv->mac_id == 0) {
1778 priv->rx_chan = 0;
1779 priv->tx_chan = 1;
1780 clk_name = "enet0";
1781 } else {
1782 priv->rx_chan = 2;
1783 priv->tx_chan = 3;
1784 clk_name = "enet1";
1785 }
1786
1787 priv->mac_clk = clk_get(&pdev->dev, clk_name);
1788 if (IS_ERR(priv->mac_clk)) {
1789 ret = PTR_ERR(priv->mac_clk);
1790 goto out;
1791 }
1792 clk_prepare_enable(priv->mac_clk);
1793
1794 /* initialize default and fetch platform data */
1795 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
1796 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
1797
1798 pd = dev_get_platdata(&pdev->dev);
1799 if (pd) {
1800 memcpy(dev->dev_addr, pd->mac_addr, ETH_ALEN);
1801 priv->has_phy = pd->has_phy;
1802 priv->phy_id = pd->phy_id;
1803 priv->has_phy_interrupt = pd->has_phy_interrupt;
1804 priv->phy_interrupt = pd->phy_interrupt;
1805 priv->use_external_mii = !pd->use_internal_phy;
1806 priv->pause_auto = pd->pause_auto;
1807 priv->pause_rx = pd->pause_rx;
1808 priv->pause_tx = pd->pause_tx;
1809 priv->force_duplex_full = pd->force_duplex_full;
1810 priv->force_speed_100 = pd->force_speed_100;
1811 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
1812 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
1813 priv->dma_chan_width = pd->dma_chan_width;
1814 priv->dma_has_sram = pd->dma_has_sram;
1815 priv->dma_desc_shift = pd->dma_desc_shift;
1816 }
1817
1818 if (priv->mac_id == 0 && priv->has_phy && !priv->use_external_mii) {
1819 /* using internal PHY, enable clock */
1820 priv->phy_clk = clk_get(&pdev->dev, "ephy");
1821 if (IS_ERR(priv->phy_clk)) {
1822 ret = PTR_ERR(priv->phy_clk);
1823 priv->phy_clk = NULL;
1824 goto out_put_clk_mac;
1825 }
1826 clk_prepare_enable(priv->phy_clk);
1827 }
1828
1829 /* do minimal hardware init to be able to probe mii bus */
1830 bcm_enet_hw_preinit(priv);
1831
1832 /* MII bus registration */
1833 if (priv->has_phy) {
1834
1835 priv->mii_bus = mdiobus_alloc();
1836 if (!priv->mii_bus) {
1837 ret = -ENOMEM;
1838 goto out_uninit_hw;
1839 }
1840
1841 bus = priv->mii_bus;
1842 bus->name = "bcm63xx_enet MII bus";
1843 bus->parent = &pdev->dev;
1844 bus->priv = priv;
1845 bus->read = bcm_enet_mdio_read_phylib;
1846 bus->write = bcm_enet_mdio_write_phylib;
1847 sprintf(bus->id, "%s-%d", pdev->name, priv->mac_id);
1848
1849 /* only probe bus where we think the PHY is, because
1850 * the mdio read operation return 0 instead of 0xffff
1851 * if a slave is not present on hw */
1852 bus->phy_mask = ~(1 << priv->phy_id);
1853
1854 bus->irq = devm_kzalloc(&pdev->dev, sizeof(int) * PHY_MAX_ADDR,
1855 GFP_KERNEL);
1856 if (!bus->irq) {
1857 ret = -ENOMEM;
1858 goto out_free_mdio;
1859 }
1860
1861 if (priv->has_phy_interrupt)
1862 bus->irq[priv->phy_id] = priv->phy_interrupt;
1863 else
1864 bus->irq[priv->phy_id] = PHY_POLL;
1865
1866 ret = mdiobus_register(bus);
1867 if (ret) {
1868 dev_err(&pdev->dev, "unable to register mdio bus\n");
1869 goto out_free_mdio;
1870 }
1871 } else {
1872
1873 /* run platform code to initialize PHY device */
1874 if (pd->mii_config &&
1875 pd->mii_config(dev, 1, bcm_enet_mdio_read_mii,
1876 bcm_enet_mdio_write_mii)) {
1877 dev_err(&pdev->dev, "unable to configure mdio bus\n");
1878 goto out_uninit_hw;
1879 }
1880 }
1881
1882 spin_lock_init(&priv->rx_lock);
1883
1884 /* init rx timeout (used for oom) */
1885 init_timer(&priv->rx_timeout);
1886 priv->rx_timeout.function = bcm_enet_refill_rx_timer;
1887 priv->rx_timeout.data = (unsigned long)dev;
1888
1889 /* init the mib update lock&work */
1890 mutex_init(&priv->mib_update_lock);
1891 INIT_WORK(&priv->mib_update_task, bcm_enet_update_mib_counters_defer);
1892
1893 /* zero mib counters */
1894 for (i = 0; i < ENET_MIB_REG_COUNT; i++)
1895 enet_writel(priv, 0, ENET_MIB_REG(i));
1896
1897 /* register netdevice */
1898 dev->netdev_ops = &bcm_enet_ops;
1899 netif_napi_add(dev, &priv->napi, bcm_enet_poll, 16);
1900
1901 SET_ETHTOOL_OPS(dev, &bcm_enet_ethtool_ops);
1902 SET_NETDEV_DEV(dev, &pdev->dev);
1903
1904 ret = register_netdev(dev);
1905 if (ret)
1906 goto out_unregister_mdio;
1907
1908 netif_carrier_off(dev);
1909 platform_set_drvdata(pdev, dev);
1910 priv->pdev = pdev;
1911 priv->net_dev = dev;
1912
1913 return 0;
1914
1915out_unregister_mdio:
1916 if (priv->mii_bus)
1917 mdiobus_unregister(priv->mii_bus);
1918
1919out_free_mdio:
1920 if (priv->mii_bus)
1921 mdiobus_free(priv->mii_bus);
1922
1923out_uninit_hw:
1924 /* turn off mdc clock */
1925 enet_writel(priv, 0, ENET_MIISC_REG);
1926 if (priv->phy_clk) {
1927 clk_disable_unprepare(priv->phy_clk);
1928 clk_put(priv->phy_clk);
1929 }
1930
1931out_put_clk_mac:
1932 clk_disable_unprepare(priv->mac_clk);
1933 clk_put(priv->mac_clk);
1934out:
1935 free_netdev(dev);
1936 return ret;
1937}
1938
1939
1940/*
1941 * exit func, stops hardware and unregisters netdevice
1942 */
1943static int bcm_enet_remove(struct platform_device *pdev)
1944{
1945 struct bcm_enet_priv *priv;
1946 struct net_device *dev;
1947
1948 /* stop netdevice */
1949 dev = platform_get_drvdata(pdev);
1950 priv = netdev_priv(dev);
1951 unregister_netdev(dev);
1952
1953 /* turn off mdc clock */
1954 enet_writel(priv, 0, ENET_MIISC_REG);
1955
1956 if (priv->has_phy) {
1957 mdiobus_unregister(priv->mii_bus);
1958 mdiobus_free(priv->mii_bus);
1959 } else {
1960 struct bcm63xx_enet_platform_data *pd;
1961
1962 pd = dev_get_platdata(&pdev->dev);
1963 if (pd && pd->mii_config)
1964 pd->mii_config(dev, 0, bcm_enet_mdio_read_mii,
1965 bcm_enet_mdio_write_mii);
1966 }
1967
1968 /* disable hw block clocks */
1969 if (priv->phy_clk) {
1970 clk_disable_unprepare(priv->phy_clk);
1971 clk_put(priv->phy_clk);
1972 }
1973 clk_disable_unprepare(priv->mac_clk);
1974 clk_put(priv->mac_clk);
1975
1976 free_netdev(dev);
1977 return 0;
1978}
1979
1980struct platform_driver bcm63xx_enet_driver = {
1981 .probe = bcm_enet_probe,
1982 .remove = bcm_enet_remove,
1983 .driver = {
1984 .name = "bcm63xx_enet",
1985 .owner = THIS_MODULE,
1986 },
1987};
1988
1989/*
1990 * switch mii access callbacks
1991 */
1992static int bcmenet_sw_mdio_read(struct bcm_enet_priv *priv,
1993 int ext, int phy_id, int location)
1994{
1995 u32 reg;
1996 int ret;
1997
1998 spin_lock_bh(&priv->enetsw_mdio_lock);
1999 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
2000
2001 reg = ENETSW_MDIOC_RD_MASK |
2002 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
2003 (location << ENETSW_MDIOC_REG_SHIFT);
2004
2005 if (ext)
2006 reg |= ENETSW_MDIOC_EXT_MASK;
2007
2008 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
2009 udelay(50);
2010 ret = enetsw_readw(priv, ENETSW_MDIOD_REG);
2011 spin_unlock_bh(&priv->enetsw_mdio_lock);
2012 return ret;
2013}
2014
2015static void bcmenet_sw_mdio_write(struct bcm_enet_priv *priv,
2016 int ext, int phy_id, int location,
2017 uint16_t data)
2018{
2019 u32 reg;
2020
2021 spin_lock_bh(&priv->enetsw_mdio_lock);
2022 enetsw_writel(priv, 0, ENETSW_MDIOC_REG);
2023
2024 reg = ENETSW_MDIOC_WR_MASK |
2025 (phy_id << ENETSW_MDIOC_PHYID_SHIFT) |
2026 (location << ENETSW_MDIOC_REG_SHIFT);
2027
2028 if (ext)
2029 reg |= ENETSW_MDIOC_EXT_MASK;
2030
2031 reg |= data;
2032
2033 enetsw_writel(priv, reg, ENETSW_MDIOC_REG);
2034 udelay(50);
2035 spin_unlock_bh(&priv->enetsw_mdio_lock);
2036}
2037
2038static inline int bcm_enet_port_is_rgmii(int portid)
2039{
2040 return portid >= ENETSW_RGMII_PORT0;
2041}
2042
2043/*
2044 * enet sw PHY polling
2045 */
2046static void swphy_poll_timer(unsigned long data)
2047{
2048 struct bcm_enet_priv *priv = (struct bcm_enet_priv *)data;
2049 unsigned int i;
2050
2051 for (i = 0; i < priv->num_ports; i++) {
2052 struct bcm63xx_enetsw_port *port;
2053 int val, j, up, advertise, lpa, lpa2, speed, duplex, media;
2054 int external_phy = bcm_enet_port_is_rgmii(i);
2055 u8 override;
2056
2057 port = &priv->used_ports[i];
2058 if (!port->used)
2059 continue;
2060
2061 if (port->bypass_link)
2062 continue;
2063
2064 /* dummy read to clear */
2065 for (j = 0; j < 2; j++)
2066 val = bcmenet_sw_mdio_read(priv, external_phy,
2067 port->phy_id, MII_BMSR);
2068
2069 if (val == 0xffff)
2070 continue;
2071
2072 up = (val & BMSR_LSTATUS) ? 1 : 0;
2073 if (!(up ^ priv->sw_port_link[i]))
2074 continue;
2075
2076 priv->sw_port_link[i] = up;
2077
2078 /* link changed */
2079 if (!up) {
2080 dev_info(&priv->pdev->dev, "link DOWN on %s\n",
2081 port->name);
2082 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2083 ENETSW_PORTOV_REG(i));
2084 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2085 ENETSW_PTCTRL_TXDIS_MASK,
2086 ENETSW_PTCTRL_REG(i));
2087 continue;
2088 }
2089
2090 advertise = bcmenet_sw_mdio_read(priv, external_phy,
2091 port->phy_id, MII_ADVERTISE);
2092
2093 lpa = bcmenet_sw_mdio_read(priv, external_phy, port->phy_id,
2094 MII_LPA);
2095
2096 lpa2 = bcmenet_sw_mdio_read(priv, external_phy, port->phy_id,
2097 MII_STAT1000);
2098
2099 /* figure out media and duplex from advertise and LPA values */
2100 media = mii_nway_result(lpa & advertise);
2101 duplex = (media & ADVERTISE_FULL) ? 1 : 0;
2102 if (lpa2 & LPA_1000FULL)
2103 duplex = 1;
2104
2105 if (lpa2 & (LPA_1000FULL | LPA_1000HALF))
2106 speed = 1000;
2107 else {
2108 if (media & (ADVERTISE_100FULL | ADVERTISE_100HALF))
2109 speed = 100;
2110 else
2111 speed = 10;
2112 }
2113
2114 dev_info(&priv->pdev->dev,
2115 "link UP on %s, %dMbps, %s-duplex\n",
2116 port->name, speed, duplex ? "full" : "half");
2117
2118 override = ENETSW_PORTOV_ENABLE_MASK |
2119 ENETSW_PORTOV_LINKUP_MASK;
2120
2121 if (speed == 1000)
2122 override |= ENETSW_IMPOV_1000_MASK;
2123 else if (speed == 100)
2124 override |= ENETSW_IMPOV_100_MASK;
2125 if (duplex)
2126 override |= ENETSW_IMPOV_FDX_MASK;
2127
2128 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2129 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2130 }
2131
2132 priv->swphy_poll.expires = jiffies + HZ;
2133 add_timer(&priv->swphy_poll);
2134}
2135
2136/*
2137 * open callback, allocate dma rings & buffers and start rx operation
2138 */
2139static int bcm_enetsw_open(struct net_device *dev)
2140{
2141 struct bcm_enet_priv *priv;
2142 struct device *kdev;
2143 int i, ret;
2144 unsigned int size;
2145 void *p;
2146 u32 val;
2147
2148 priv = netdev_priv(dev);
2149 kdev = &priv->pdev->dev;
2150
2151 /* mask all interrupts and request them */
2152 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2153 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2154
2155 ret = request_irq(priv->irq_rx, bcm_enet_isr_dma,
2156 0, dev->name, dev);
2157 if (ret)
2158 goto out_freeirq;
2159
2160 if (priv->irq_tx != -1) {
2161 ret = request_irq(priv->irq_tx, bcm_enet_isr_dma,
2162 0, dev->name, dev);
2163 if (ret)
2164 goto out_freeirq_rx;
2165 }
2166
2167 /* allocate rx dma ring */
2168 size = priv->rx_ring_size * sizeof(struct bcm_enet_desc);
2169 p = dma_alloc_coherent(kdev, size, &priv->rx_desc_dma, GFP_KERNEL);
2170 if (!p) {
2171 dev_err(kdev, "cannot allocate rx ring %u\n", size);
2172 ret = -ENOMEM;
2173 goto out_freeirq_tx;
2174 }
2175
2176 memset(p, 0, size);
2177 priv->rx_desc_alloc_size = size;
2178 priv->rx_desc_cpu = p;
2179
2180 /* allocate tx dma ring */
2181 size = priv->tx_ring_size * sizeof(struct bcm_enet_desc);
2182 p = dma_alloc_coherent(kdev, size, &priv->tx_desc_dma, GFP_KERNEL);
2183 if (!p) {
2184 dev_err(kdev, "cannot allocate tx ring\n");
2185 ret = -ENOMEM;
2186 goto out_free_rx_ring;
2187 }
2188
2189 memset(p, 0, size);
2190 priv->tx_desc_alloc_size = size;
2191 priv->tx_desc_cpu = p;
2192
2193 priv->tx_skb = kzalloc(sizeof(struct sk_buff *) * priv->tx_ring_size,
2194 GFP_KERNEL);
2195 if (!priv->tx_skb) {
2196 dev_err(kdev, "cannot allocate rx skb queue\n");
2197 ret = -ENOMEM;
2198 goto out_free_tx_ring;
2199 }
2200
2201 priv->tx_desc_count = priv->tx_ring_size;
2202 priv->tx_dirty_desc = 0;
2203 priv->tx_curr_desc = 0;
2204 spin_lock_init(&priv->tx_lock);
2205
2206 /* init & fill rx ring with skbs */
2207 priv->rx_skb = kzalloc(sizeof(struct sk_buff *) * priv->rx_ring_size,
2208 GFP_KERNEL);
2209 if (!priv->rx_skb) {
2210 dev_err(kdev, "cannot allocate rx skb queue\n");
2211 ret = -ENOMEM;
2212 goto out_free_tx_skb;
2213 }
2214
2215 priv->rx_desc_count = 0;
2216 priv->rx_dirty_desc = 0;
2217 priv->rx_curr_desc = 0;
2218
2219 /* disable all ports */
2220 for (i = 0; i < priv->num_ports; i++) {
2221 enetsw_writeb(priv, ENETSW_PORTOV_ENABLE_MASK,
2222 ENETSW_PORTOV_REG(i));
2223 enetsw_writeb(priv, ENETSW_PTCTRL_RXDIS_MASK |
2224 ENETSW_PTCTRL_TXDIS_MASK,
2225 ENETSW_PTCTRL_REG(i));
2226
2227 priv->sw_port_link[i] = 0;
2228 }
2229
2230 /* reset mib */
2231 val = enetsw_readb(priv, ENETSW_GMCR_REG);
2232 val |= ENETSW_GMCR_RST_MIB_MASK;
2233 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2234 mdelay(1);
2235 val &= ~ENETSW_GMCR_RST_MIB_MASK;
2236 enetsw_writeb(priv, val, ENETSW_GMCR_REG);
2237 mdelay(1);
2238
2239 /* force CPU port state */
2240 val = enetsw_readb(priv, ENETSW_IMPOV_REG);
2241 val |= ENETSW_IMPOV_FORCE_MASK | ENETSW_IMPOV_LINKUP_MASK;
2242 enetsw_writeb(priv, val, ENETSW_IMPOV_REG);
2243
2244 /* enable switch forward engine */
2245 val = enetsw_readb(priv, ENETSW_SWMODE_REG);
2246 val |= ENETSW_SWMODE_FWD_EN_MASK;
2247 enetsw_writeb(priv, val, ENETSW_SWMODE_REG);
2248
2249 /* enable jumbo on all ports */
2250 enetsw_writel(priv, 0x1ff, ENETSW_JMBCTL_PORT_REG);
2251 enetsw_writew(priv, 9728, ENETSW_JMBCTL_MAXSIZE_REG);
2252
2253 /* initialize flow control buffer allocation */
2254 enet_dma_writel(priv, ENETDMA_BUFALLOC_FORCE_MASK | 0,
2255 ENETDMA_BUFALLOC_REG(priv->rx_chan));
2256
2257 if (bcm_enet_refill_rx(dev)) {
2258 dev_err(kdev, "cannot allocate rx skb queue\n");
2259 ret = -ENOMEM;
2260 goto out;
2261 }
2262
2263 /* write rx & tx ring addresses */
2264 enet_dmas_writel(priv, priv->rx_desc_dma,
2265 ENETDMAS_RSTART_REG, priv->rx_chan);
2266 enet_dmas_writel(priv, priv->tx_desc_dma,
2267 ENETDMAS_RSTART_REG, priv->tx_chan);
2268
2269 /* clear remaining state ram for rx & tx channel */
2270 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->rx_chan);
2271 enet_dmas_writel(priv, 0, ENETDMAS_SRAM2_REG, priv->tx_chan);
2272 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->rx_chan);
2273 enet_dmas_writel(priv, 0, ENETDMAS_SRAM3_REG, priv->tx_chan);
2274 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->rx_chan);
2275 enet_dmas_writel(priv, 0, ENETDMAS_SRAM4_REG, priv->tx_chan);
2276
2277 /* set dma maximum burst len */
2278 enet_dmac_writel(priv, priv->dma_maxburst,
2279 ENETDMAC_MAXBURST, priv->rx_chan);
2280 enet_dmac_writel(priv, priv->dma_maxburst,
2281 ENETDMAC_MAXBURST, priv->tx_chan);
2282
2283 /* set flow control low/high threshold to 1/3 / 2/3 */
2284 val = priv->rx_ring_size / 3;
2285 enet_dma_writel(priv, val, ENETDMA_FLOWCL_REG(priv->rx_chan));
2286 val = (priv->rx_ring_size * 2) / 3;
2287 enet_dma_writel(priv, val, ENETDMA_FLOWCH_REG(priv->rx_chan));
2288
2289 /* all set, enable mac and interrupts, start dma engine and
2290 * kick rx dma channel
2291 */
2292 wmb();
2293 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
2294 enet_dmac_writel(priv, ENETDMAC_CHANCFG_EN_MASK,
2295 ENETDMAC_CHANCFG, priv->rx_chan);
2296
2297 /* watch "packet transferred" interrupt in rx and tx */
2298 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2299 ENETDMAC_IR, priv->rx_chan);
2300 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2301 ENETDMAC_IR, priv->tx_chan);
2302
2303 /* make sure we enable napi before rx interrupt */
2304 napi_enable(&priv->napi);
2305
2306 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2307 ENETDMAC_IRMASK, priv->rx_chan);
2308 enet_dmac_writel(priv, ENETDMAC_IR_PKTDONE_MASK,
2309 ENETDMAC_IRMASK, priv->tx_chan);
2310
2311 netif_carrier_on(dev);
2312 netif_start_queue(dev);
2313
2314 /* apply override config for bypass_link ports here. */
2315 for (i = 0; i < priv->num_ports; i++) {
2316 struct bcm63xx_enetsw_port *port;
2317 u8 override;
2318 port = &priv->used_ports[i];
2319 if (!port->used)
2320 continue;
2321
2322 if (!port->bypass_link)
2323 continue;
2324
2325 override = ENETSW_PORTOV_ENABLE_MASK |
2326 ENETSW_PORTOV_LINKUP_MASK;
2327
2328 switch (port->force_speed) {
2329 case 1000:
2330 override |= ENETSW_IMPOV_1000_MASK;
2331 break;
2332 case 100:
2333 override |= ENETSW_IMPOV_100_MASK;
2334 break;
2335 case 10:
2336 break;
2337 default:
2338 pr_warn("invalid forced speed on port %s: assume 10\n",
2339 port->name);
2340 break;
2341 }
2342
2343 if (port->force_duplex_full)
2344 override |= ENETSW_IMPOV_FDX_MASK;
2345
2346
2347 enetsw_writeb(priv, override, ENETSW_PORTOV_REG(i));
2348 enetsw_writeb(priv, 0, ENETSW_PTCTRL_REG(i));
2349 }
2350
2351 /* start phy polling timer */
2352 init_timer(&priv->swphy_poll);
2353 priv->swphy_poll.function = swphy_poll_timer;
2354 priv->swphy_poll.data = (unsigned long)priv;
2355 priv->swphy_poll.expires = jiffies;
2356 add_timer(&priv->swphy_poll);
2357 return 0;
2358
2359out:
2360 for (i = 0; i < priv->rx_ring_size; i++) {
2361 struct bcm_enet_desc *desc;
2362
2363 if (!priv->rx_skb[i])
2364 continue;
2365
2366 desc = &priv->rx_desc_cpu[i];
2367 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
2368 DMA_FROM_DEVICE);
2369 kfree_skb(priv->rx_skb[i]);
2370 }
2371 kfree(priv->rx_skb);
2372
2373out_free_tx_skb:
2374 kfree(priv->tx_skb);
2375
2376out_free_tx_ring:
2377 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2378 priv->tx_desc_cpu, priv->tx_desc_dma);
2379
2380out_free_rx_ring:
2381 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2382 priv->rx_desc_cpu, priv->rx_desc_dma);
2383
2384out_freeirq_tx:
2385 if (priv->irq_tx != -1)
2386 free_irq(priv->irq_tx, dev);
2387
2388out_freeirq_rx:
2389 free_irq(priv->irq_rx, dev);
2390
2391out_freeirq:
2392 return ret;
2393}
2394
2395/* stop callback */
2396static int bcm_enetsw_stop(struct net_device *dev)
2397{
2398 struct bcm_enet_priv *priv;
2399 struct device *kdev;
2400 int i;
2401
2402 priv = netdev_priv(dev);
2403 kdev = &priv->pdev->dev;
2404
2405 del_timer_sync(&priv->swphy_poll);
2406 netif_stop_queue(dev);
2407 napi_disable(&priv->napi);
2408 del_timer_sync(&priv->rx_timeout);
2409
2410 /* mask all interrupts */
2411 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->rx_chan);
2412 enet_dmac_writel(priv, 0, ENETDMAC_IRMASK, priv->tx_chan);
2413
2414 /* disable dma & mac */
2415 bcm_enet_disable_dma(priv, priv->tx_chan);
2416 bcm_enet_disable_dma(priv, priv->rx_chan);
2417
2418 /* force reclaim of all tx buffers */
2419 bcm_enet_tx_reclaim(dev, 1);
2420
2421 /* free the rx skb ring */
2422 for (i = 0; i < priv->rx_ring_size; i++) {
2423 struct bcm_enet_desc *desc;
2424
2425 if (!priv->rx_skb[i])
2426 continue;
2427
2428 desc = &priv->rx_desc_cpu[i];
2429 dma_unmap_single(kdev, desc->address, priv->rx_skb_size,
2430 DMA_FROM_DEVICE);
2431 kfree_skb(priv->rx_skb[i]);
2432 }
2433
2434 /* free remaining allocated memory */
2435 kfree(priv->rx_skb);
2436 kfree(priv->tx_skb);
2437 dma_free_coherent(kdev, priv->rx_desc_alloc_size,
2438 priv->rx_desc_cpu, priv->rx_desc_dma);
2439 dma_free_coherent(kdev, priv->tx_desc_alloc_size,
2440 priv->tx_desc_cpu, priv->tx_desc_dma);
2441 if (priv->irq_tx != -1)
2442 free_irq(priv->irq_tx, dev);
2443 free_irq(priv->irq_rx, dev);
2444
2445 return 0;
2446}
2447
2448/* try to sort out phy external status by walking the used_port field
2449 * in the bcm_enet_priv structure. in case the phy address is not
2450 * assigned to any physical port on the switch, assume it is external
2451 * (and yell at the user).
2452 */
2453static int bcm_enetsw_phy_is_external(struct bcm_enet_priv *priv, int phy_id)
2454{
2455 int i;
2456
2457 for (i = 0; i < priv->num_ports; ++i) {
2458 if (!priv->used_ports[i].used)
2459 continue;
2460 if (priv->used_ports[i].phy_id == phy_id)
2461 return bcm_enet_port_is_rgmii(i);
2462 }
2463
2464 printk_once(KERN_WARNING "bcm63xx_enet: could not find a used port with phy_id %i, assuming phy is external\n",
2465 phy_id);
2466 return 1;
2467}
2468
2469/* can't use bcmenet_sw_mdio_read directly as we need to sort out
2470 * external/internal status of the given phy_id first.
2471 */
2472static int bcm_enetsw_mii_mdio_read(struct net_device *dev, int phy_id,
2473 int location)
2474{
2475 struct bcm_enet_priv *priv;
2476
2477 priv = netdev_priv(dev);
2478 return bcmenet_sw_mdio_read(priv,
2479 bcm_enetsw_phy_is_external(priv, phy_id),
2480 phy_id, location);
2481}
2482
2483/* can't use bcmenet_sw_mdio_write directly as we need to sort out
2484 * external/internal status of the given phy_id first.
2485 */
2486static void bcm_enetsw_mii_mdio_write(struct net_device *dev, int phy_id,
2487 int location,
2488 int val)
2489{
2490 struct bcm_enet_priv *priv;
2491
2492 priv = netdev_priv(dev);
2493 bcmenet_sw_mdio_write(priv, bcm_enetsw_phy_is_external(priv, phy_id),
2494 phy_id, location, val);
2495}
2496
2497static int bcm_enetsw_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
2498{
2499 struct mii_if_info mii;
2500
2501 mii.dev = dev;
2502 mii.mdio_read = bcm_enetsw_mii_mdio_read;
2503 mii.mdio_write = bcm_enetsw_mii_mdio_write;
2504 mii.phy_id = 0;
2505 mii.phy_id_mask = 0x3f;
2506 mii.reg_num_mask = 0x1f;
2507 return generic_mii_ioctl(&mii, if_mii(rq), cmd, NULL);
2508
2509}
2510
2511static const struct net_device_ops bcm_enetsw_ops = {
2512 .ndo_open = bcm_enetsw_open,
2513 .ndo_stop = bcm_enetsw_stop,
2514 .ndo_start_xmit = bcm_enet_start_xmit,
2515 .ndo_change_mtu = bcm_enet_change_mtu,
2516 .ndo_do_ioctl = bcm_enetsw_ioctl,
2517};
2518
2519
2520static const struct bcm_enet_stats bcm_enetsw_gstrings_stats[] = {
2521 { "rx_packets", DEV_STAT(rx_packets), -1 },
2522 { "tx_packets", DEV_STAT(tx_packets), -1 },
2523 { "rx_bytes", DEV_STAT(rx_bytes), -1 },
2524 { "tx_bytes", DEV_STAT(tx_bytes), -1 },
2525 { "rx_errors", DEV_STAT(rx_errors), -1 },
2526 { "tx_errors", DEV_STAT(tx_errors), -1 },
2527 { "rx_dropped", DEV_STAT(rx_dropped), -1 },
2528 { "tx_dropped", DEV_STAT(tx_dropped), -1 },
2529
2530 { "tx_good_octets", GEN_STAT(mib.tx_gd_octets), ETHSW_MIB_RX_GD_OCT },
2531 { "tx_unicast", GEN_STAT(mib.tx_unicast), ETHSW_MIB_RX_BRDCAST },
2532 { "tx_broadcast", GEN_STAT(mib.tx_brdcast), ETHSW_MIB_RX_BRDCAST },
2533 { "tx_multicast", GEN_STAT(mib.tx_mult), ETHSW_MIB_RX_MULT },
2534 { "tx_64_octets", GEN_STAT(mib.tx_64), ETHSW_MIB_RX_64 },
2535 { "tx_65_127_oct", GEN_STAT(mib.tx_65_127), ETHSW_MIB_RX_65_127 },
2536 { "tx_128_255_oct", GEN_STAT(mib.tx_128_255), ETHSW_MIB_RX_128_255 },
2537 { "tx_256_511_oct", GEN_STAT(mib.tx_256_511), ETHSW_MIB_RX_256_511 },
2538 { "tx_512_1023_oct", GEN_STAT(mib.tx_512_1023), ETHSW_MIB_RX_512_1023},
2539 { "tx_1024_1522_oct", GEN_STAT(mib.tx_1024_max),
2540 ETHSW_MIB_RX_1024_1522 },
2541 { "tx_1523_2047_oct", GEN_STAT(mib.tx_1523_2047),
2542 ETHSW_MIB_RX_1523_2047 },
2543 { "tx_2048_4095_oct", GEN_STAT(mib.tx_2048_4095),
2544 ETHSW_MIB_RX_2048_4095 },
2545 { "tx_4096_8191_oct", GEN_STAT(mib.tx_4096_8191),
2546 ETHSW_MIB_RX_4096_8191 },
2547 { "tx_8192_9728_oct", GEN_STAT(mib.tx_8192_9728),
2548 ETHSW_MIB_RX_8192_9728 },
2549 { "tx_oversize", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR },
2550 { "tx_oversize_drop", GEN_STAT(mib.tx_ovr), ETHSW_MIB_RX_OVR_DISC },
2551 { "tx_dropped", GEN_STAT(mib.tx_drop), ETHSW_MIB_RX_DROP },
2552 { "tx_undersize", GEN_STAT(mib.tx_underrun), ETHSW_MIB_RX_UND },
2553 { "tx_pause", GEN_STAT(mib.tx_pause), ETHSW_MIB_RX_PAUSE },
2554
2555 { "rx_good_octets", GEN_STAT(mib.rx_gd_octets), ETHSW_MIB_TX_ALL_OCT },
2556 { "rx_broadcast", GEN_STAT(mib.rx_brdcast), ETHSW_MIB_TX_BRDCAST },
2557 { "rx_multicast", GEN_STAT(mib.rx_mult), ETHSW_MIB_TX_MULT },
2558 { "rx_unicast", GEN_STAT(mib.rx_unicast), ETHSW_MIB_TX_MULT },
2559 { "rx_pause", GEN_STAT(mib.rx_pause), ETHSW_MIB_TX_PAUSE },
2560 { "rx_dropped", GEN_STAT(mib.rx_drop), ETHSW_MIB_TX_DROP_PKTS },
2561
2562};
2563
2564#define BCM_ENETSW_STATS_LEN \
2565 (sizeof(bcm_enetsw_gstrings_stats) / sizeof(struct bcm_enet_stats))
2566
2567static void bcm_enetsw_get_strings(struct net_device *netdev,
2568 u32 stringset, u8 *data)
2569{
2570 int i;
2571
2572 switch (stringset) {
2573 case ETH_SS_STATS:
2574 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2575 memcpy(data + i * ETH_GSTRING_LEN,
2576 bcm_enetsw_gstrings_stats[i].stat_string,
2577 ETH_GSTRING_LEN);
2578 }
2579 break;
2580 }
2581}
2582
2583static int bcm_enetsw_get_sset_count(struct net_device *netdev,
2584 int string_set)
2585{
2586 switch (string_set) {
2587 case ETH_SS_STATS:
2588 return BCM_ENETSW_STATS_LEN;
2589 default:
2590 return -EINVAL;
2591 }
2592}
2593
2594static void bcm_enetsw_get_drvinfo(struct net_device *netdev,
2595 struct ethtool_drvinfo *drvinfo)
2596{
2597 strncpy(drvinfo->driver, bcm_enet_driver_name, 32);
2598 strncpy(drvinfo->version, bcm_enet_driver_version, 32);
2599 strncpy(drvinfo->fw_version, "N/A", 32);
2600 strncpy(drvinfo->bus_info, "bcm63xx", 32);
2601 drvinfo->n_stats = BCM_ENETSW_STATS_LEN;
2602}
2603
2604static void bcm_enetsw_get_ethtool_stats(struct net_device *netdev,
2605 struct ethtool_stats *stats,
2606 u64 *data)
2607{
2608 struct bcm_enet_priv *priv;
2609 int i;
2610
2611 priv = netdev_priv(netdev);
2612
2613 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2614 const struct bcm_enet_stats *s;
2615 u32 lo, hi;
2616 char *p;
2617 int reg;
2618
2619 s = &bcm_enetsw_gstrings_stats[i];
2620
2621 reg = s->mib_reg;
2622 if (reg == -1)
2623 continue;
2624
2625 lo = enetsw_readl(priv, ENETSW_MIB_REG(reg));
2626 p = (char *)priv + s->stat_offset;
2627
2628 if (s->sizeof_stat == sizeof(u64)) {
2629 hi = enetsw_readl(priv, ENETSW_MIB_REG(reg + 1));
2630 *(u64 *)p = ((u64)hi << 32 | lo);
2631 } else {
2632 *(u32 *)p = lo;
2633 }
2634 }
2635
2636 for (i = 0; i < BCM_ENETSW_STATS_LEN; i++) {
2637 const struct bcm_enet_stats *s;
2638 char *p;
2639
2640 s = &bcm_enetsw_gstrings_stats[i];
2641
2642 if (s->mib_reg == -1)
2643 p = (char *)&netdev->stats + s->stat_offset;
2644 else
2645 p = (char *)priv + s->stat_offset;
2646
2647 data[i] = (s->sizeof_stat == sizeof(u64)) ?
2648 *(u64 *)p : *(u32 *)p;
2649 }
2650}
2651
2652static void bcm_enetsw_get_ringparam(struct net_device *dev,
2653 struct ethtool_ringparam *ering)
2654{
2655 struct bcm_enet_priv *priv;
2656
2657 priv = netdev_priv(dev);
2658
2659 /* rx/tx ring is actually only limited by memory */
2660 ering->rx_max_pending = 8192;
2661 ering->tx_max_pending = 8192;
2662 ering->rx_mini_max_pending = 0;
2663 ering->rx_jumbo_max_pending = 0;
2664 ering->rx_pending = priv->rx_ring_size;
2665 ering->tx_pending = priv->tx_ring_size;
2666}
2667
2668static int bcm_enetsw_set_ringparam(struct net_device *dev,
2669 struct ethtool_ringparam *ering)
2670{
2671 struct bcm_enet_priv *priv;
2672 int was_running;
2673
2674 priv = netdev_priv(dev);
2675
2676 was_running = 0;
2677 if (netif_running(dev)) {
2678 bcm_enetsw_stop(dev);
2679 was_running = 1;
2680 }
2681
2682 priv->rx_ring_size = ering->rx_pending;
2683 priv->tx_ring_size = ering->tx_pending;
2684
2685 if (was_running) {
2686 int err;
2687
2688 err = bcm_enetsw_open(dev);
2689 if (err)
2690 dev_close(dev);
2691 }
2692 return 0;
2693}
2694
2695static struct ethtool_ops bcm_enetsw_ethtool_ops = {
2696 .get_strings = bcm_enetsw_get_strings,
2697 .get_sset_count = bcm_enetsw_get_sset_count,
2698 .get_ethtool_stats = bcm_enetsw_get_ethtool_stats,
2699 .get_drvinfo = bcm_enetsw_get_drvinfo,
2700 .get_ringparam = bcm_enetsw_get_ringparam,
2701 .set_ringparam = bcm_enetsw_set_ringparam,
2702};
2703
2704/* allocate netdevice, request register memory and register device. */
2705static int bcm_enetsw_probe(struct platform_device *pdev)
2706{
2707 struct bcm_enet_priv *priv;
2708 struct net_device *dev;
2709 struct bcm63xx_enetsw_platform_data *pd;
2710 struct resource *res_mem;
2711 int ret, irq_rx, irq_tx;
2712
2713 /* stop if shared driver failed, assume driver->probe will be
2714 * called in the same order we register devices (correct ?)
2715 */
2716 if (!bcm_enet_shared_base[0])
2717 return -ENODEV;
2718
2719 res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2720 irq_rx = platform_get_irq(pdev, 0);
2721 irq_tx = platform_get_irq(pdev, 1);
2722 if (!res_mem || irq_rx < 0)
2723 return -ENODEV;
2724
2725 ret = 0;
2726 dev = alloc_etherdev(sizeof(*priv));
2727 if (!dev)
2728 return -ENOMEM;
2729 priv = netdev_priv(dev);
2730 memset(priv, 0, sizeof(*priv));
2731
2732 /* initialize default and fetch platform data */
2733 priv->enet_is_sw = true;
2734 priv->irq_rx = irq_rx;
2735 priv->irq_tx = irq_tx;
2736 priv->rx_ring_size = BCMENET_DEF_RX_DESC;
2737 priv->tx_ring_size = BCMENET_DEF_TX_DESC;
2738 priv->dma_maxburst = BCMENETSW_DMA_MAXBURST;
2739
2740 pd = dev_get_platdata(&pdev->dev);
2741 if (pd) {
2742 memcpy(dev->dev_addr, pd->mac_addr, ETH_ALEN);
2743 memcpy(priv->used_ports, pd->used_ports,
2744 sizeof(pd->used_ports));
2745 priv->num_ports = pd->num_ports;
2746 priv->dma_has_sram = pd->dma_has_sram;
2747 priv->dma_chan_en_mask = pd->dma_chan_en_mask;
2748 priv->dma_chan_int_mask = pd->dma_chan_int_mask;
2749 priv->dma_chan_width = pd->dma_chan_width;
2750 }
2751
2752 ret = compute_hw_mtu(priv, dev->mtu);
2753 if (ret)
2754 goto out;
2755
2756 if (!request_mem_region(res_mem->start, resource_size(res_mem),
2757 "bcm63xx_enetsw")) {
2758 ret = -EBUSY;
2759 goto out;
2760 }
2761
2762 priv->base = ioremap(res_mem->start, resource_size(res_mem));
2763 if (priv->base == NULL) {
2764 ret = -ENOMEM;
2765 goto out_release_mem;
2766 }
2767
2768 priv->mac_clk = clk_get(&pdev->dev, "enetsw");
2769 if (IS_ERR(priv->mac_clk)) {
2770 ret = PTR_ERR(priv->mac_clk);
2771 goto out_unmap;
2772 }
2773 clk_enable(priv->mac_clk);
2774
2775 priv->rx_chan = 0;
2776 priv->tx_chan = 1;
2777 spin_lock_init(&priv->rx_lock);
2778
2779 /* init rx timeout (used for oom) */
2780 init_timer(&priv->rx_timeout);
2781 priv->rx_timeout.function = bcm_enet_refill_rx_timer;
2782 priv->rx_timeout.data = (unsigned long)dev;
2783
2784 /* register netdevice */
2785 dev->netdev_ops = &bcm_enetsw_ops;
2786 netif_napi_add(dev, &priv->napi, bcm_enet_poll, 16);
2787 SET_ETHTOOL_OPS(dev, &bcm_enetsw_ethtool_ops);
2788 SET_NETDEV_DEV(dev, &pdev->dev);
2789
2790 spin_lock_init(&priv->enetsw_mdio_lock);
2791
2792 ret = register_netdev(dev);
2793 if (ret)
2794 goto out_put_clk;
2795
2796 netif_carrier_off(dev);
2797 platform_set_drvdata(pdev, dev);
2798 priv->pdev = pdev;
2799 priv->net_dev = dev;
2800
2801 return 0;
2802
2803out_put_clk:
2804 clk_put(priv->mac_clk);
2805
2806out_unmap:
2807 iounmap(priv->base);
2808
2809out_release_mem:
2810 release_mem_region(res_mem->start, resource_size(res_mem));
2811out:
2812 free_netdev(dev);
2813 return ret;
2814}
2815
2816
2817/* exit func, stops hardware and unregisters netdevice */
2818static int bcm_enetsw_remove(struct platform_device *pdev)
2819{
2820 struct bcm_enet_priv *priv;
2821 struct net_device *dev;
2822 struct resource *res;
2823
2824 /* stop netdevice */
2825 dev = platform_get_drvdata(pdev);
2826 priv = netdev_priv(dev);
2827 unregister_netdev(dev);
2828
2829 /* release device resources */
2830 iounmap(priv->base);
2831 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2832 release_mem_region(res->start, resource_size(res));
2833
2834 free_netdev(dev);
2835 return 0;
2836}
2837
2838struct platform_driver bcm63xx_enetsw_driver = {
2839 .probe = bcm_enetsw_probe,
2840 .remove = bcm_enetsw_remove,
2841 .driver = {
2842 .name = "bcm63xx_enetsw",
2843 .owner = THIS_MODULE,
2844 },
2845};
2846
2847/* reserve & remap memory space shared between all macs */
2848static int bcm_enet_shared_probe(struct platform_device *pdev)
2849{
2850 struct resource *res;
2851 void __iomem *p[3];
2852 unsigned int i;
2853
2854 memset(bcm_enet_shared_base, 0, sizeof(bcm_enet_shared_base));
2855
2856 for (i = 0; i < 3; i++) {
2857 res = platform_get_resource(pdev, IORESOURCE_MEM, i);
2858 p[i] = devm_ioremap_resource(&pdev->dev, res);
2859 if (IS_ERR(p[i]))
2860 return PTR_ERR(p[i]);
2861 }
2862
2863 memcpy(bcm_enet_shared_base, p, sizeof(bcm_enet_shared_base));
2864
2865 return 0;
2866}
2867
2868static int bcm_enet_shared_remove(struct platform_device *pdev)
2869{
2870 return 0;
2871}
2872
2873/* this "shared" driver is needed because both macs share a single
2874 * address space
2875 */
2876struct platform_driver bcm63xx_enet_shared_driver = {
2877 .probe = bcm_enet_shared_probe,
2878 .remove = bcm_enet_shared_remove,
2879 .driver = {
2880 .name = "bcm63xx_enet_shared",
2881 .owner = THIS_MODULE,
2882 },
2883};
2884
2885/* entry point */
2886static int __init bcm_enet_init(void)
2887{
2888 int ret;
2889
2890 ret = platform_driver_register(&bcm63xx_enet_shared_driver);
2891 if (ret)
2892 return ret;
2893
2894 ret = platform_driver_register(&bcm63xx_enet_driver);
2895 if (ret)
2896 platform_driver_unregister(&bcm63xx_enet_shared_driver);
2897
2898 ret = platform_driver_register(&bcm63xx_enetsw_driver);
2899 if (ret) {
2900 platform_driver_unregister(&bcm63xx_enet_driver);
2901 platform_driver_unregister(&bcm63xx_enet_shared_driver);
2902 }
2903
2904 return ret;
2905}
2906
2907static void __exit bcm_enet_exit(void)
2908{
2909 platform_driver_unregister(&bcm63xx_enet_driver);
2910 platform_driver_unregister(&bcm63xx_enetsw_driver);
2911 platform_driver_unregister(&bcm63xx_enet_shared_driver);
2912}
2913
2914
2915module_init(bcm_enet_init);
2916module_exit(bcm_enet_exit);
2917
2918MODULE_DESCRIPTION("BCM63xx internal ethernet mac driver");
2919MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
2920MODULE_LICENSE("GPL");