Loading...
Note: File does not exist in v3.1.
1/*
2 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
33#include <linux/mlx5/vport.h>
34#include <rdma/ib_mad.h>
35#include <rdma/ib_smi.h>
36#include <rdma/ib_pma.h>
37#include "mlx5_ib.h"
38#include "cmd.h"
39
40enum {
41 MLX5_IB_VENDOR_CLASS1 = 0x9,
42 MLX5_IB_VENDOR_CLASS2 = 0xa
43};
44
45static bool can_do_mad_ifc(struct mlx5_ib_dev *dev, u32 port_num,
46 struct ib_mad *in_mad)
47{
48 if (in_mad->mad_hdr.mgmt_class != IB_MGMT_CLASS_SUBN_LID_ROUTED &&
49 in_mad->mad_hdr.mgmt_class != IB_MGMT_CLASS_SUBN_DIRECTED_ROUTE)
50 return true;
51 return dev->port_caps[port_num - 1].has_smi;
52}
53
54static int mlx5_MAD_IFC(struct mlx5_ib_dev *dev, int ignore_mkey,
55 int ignore_bkey, u32 port, const struct ib_wc *in_wc,
56 const struct ib_grh *in_grh, const void *in_mad,
57 void *response_mad)
58{
59 u8 op_modifier = 0;
60
61 if (!can_do_mad_ifc(dev, port, (struct ib_mad *)in_mad))
62 return -EPERM;
63
64 /* Key check traps can't be generated unless we have in_wc to
65 * tell us where to send the trap.
66 */
67 if (ignore_mkey || !in_wc)
68 op_modifier |= 0x1;
69 if (ignore_bkey || !in_wc)
70 op_modifier |= 0x2;
71
72 return mlx5_cmd_mad_ifc(dev->mdev, in_mad, response_mad, op_modifier,
73 port);
74}
75
76static void pma_cnt_ext_assign(struct ib_pma_portcounters_ext *pma_cnt_ext,
77 void *out)
78{
79#define MLX5_SUM_CNT(p, cntr1, cntr2) \
80 (MLX5_GET64(query_vport_counter_out, p, cntr1) + \
81 MLX5_GET64(query_vport_counter_out, p, cntr2))
82
83 pma_cnt_ext->port_xmit_data =
84 cpu_to_be64(MLX5_SUM_CNT(out, transmitted_ib_unicast.octets,
85 transmitted_ib_multicast.octets) >> 2);
86 pma_cnt_ext->port_rcv_data =
87 cpu_to_be64(MLX5_SUM_CNT(out, received_ib_unicast.octets,
88 received_ib_multicast.octets) >> 2);
89 pma_cnt_ext->port_xmit_packets =
90 cpu_to_be64(MLX5_SUM_CNT(out, transmitted_ib_unicast.packets,
91 transmitted_ib_multicast.packets));
92 pma_cnt_ext->port_rcv_packets =
93 cpu_to_be64(MLX5_SUM_CNT(out, received_ib_unicast.packets,
94 received_ib_multicast.packets));
95 pma_cnt_ext->port_unicast_xmit_packets =
96 MLX5_GET64_BE(query_vport_counter_out,
97 out, transmitted_ib_unicast.packets);
98 pma_cnt_ext->port_unicast_rcv_packets =
99 MLX5_GET64_BE(query_vport_counter_out,
100 out, received_ib_unicast.packets);
101 pma_cnt_ext->port_multicast_xmit_packets =
102 MLX5_GET64_BE(query_vport_counter_out,
103 out, transmitted_ib_multicast.packets);
104 pma_cnt_ext->port_multicast_rcv_packets =
105 MLX5_GET64_BE(query_vport_counter_out,
106 out, received_ib_multicast.packets);
107}
108
109static void pma_cnt_assign(struct ib_pma_portcounters *pma_cnt,
110 void *out)
111{
112 /* Traffic counters will be reported in
113 * their 64bit form via ib_pma_portcounters_ext by default.
114 */
115 void *out_pma = MLX5_ADDR_OF(ppcnt_reg, out,
116 counter_set);
117
118#define MLX5_ASSIGN_PMA_CNTR(counter_var, counter_name) { \
119 counter_var = MLX5_GET_BE(typeof(counter_var), \
120 ib_port_cntrs_grp_data_layout, \
121 out_pma, counter_name); \
122 }
123
124 MLX5_ASSIGN_PMA_CNTR(pma_cnt->symbol_error_counter,
125 symbol_error_counter);
126 MLX5_ASSIGN_PMA_CNTR(pma_cnt->link_error_recovery_counter,
127 link_error_recovery_counter);
128 MLX5_ASSIGN_PMA_CNTR(pma_cnt->link_downed_counter,
129 link_downed_counter);
130 MLX5_ASSIGN_PMA_CNTR(pma_cnt->port_rcv_errors,
131 port_rcv_errors);
132 MLX5_ASSIGN_PMA_CNTR(pma_cnt->port_rcv_remphys_errors,
133 port_rcv_remote_physical_errors);
134 MLX5_ASSIGN_PMA_CNTR(pma_cnt->port_rcv_switch_relay_errors,
135 port_rcv_switch_relay_errors);
136 MLX5_ASSIGN_PMA_CNTR(pma_cnt->port_xmit_discards,
137 port_xmit_discards);
138 MLX5_ASSIGN_PMA_CNTR(pma_cnt->port_xmit_constraint_errors,
139 port_xmit_constraint_errors);
140 MLX5_ASSIGN_PMA_CNTR(pma_cnt->port_xmit_wait,
141 port_xmit_wait);
142 MLX5_ASSIGN_PMA_CNTR(pma_cnt->port_rcv_constraint_errors,
143 port_rcv_constraint_errors);
144 MLX5_ASSIGN_PMA_CNTR(pma_cnt->link_overrun_errors,
145 link_overrun_errors);
146 MLX5_ASSIGN_PMA_CNTR(pma_cnt->vl15_dropped,
147 vl_15_dropped);
148}
149
150static int query_ib_ppcnt(struct mlx5_core_dev *dev, u8 port_num, void *out,
151 size_t sz)
152{
153 u32 *in;
154 int err;
155
156 in = kvzalloc(sz, GFP_KERNEL);
157 if (!in) {
158 err = -ENOMEM;
159 return err;
160 }
161
162 MLX5_SET(ppcnt_reg, in, local_port, port_num);
163
164 MLX5_SET(ppcnt_reg, in, grp, MLX5_INFINIBAND_PORT_COUNTERS_GROUP);
165 err = mlx5_core_access_reg(dev, in, sz, out,
166 sz, MLX5_REG_PPCNT, 0, 0);
167
168 kvfree(in);
169 return err;
170}
171
172static int process_pma_cmd(struct mlx5_ib_dev *dev, u32 port_num,
173 const struct ib_mad *in_mad, struct ib_mad *out_mad)
174{
175 struct mlx5_core_dev *mdev;
176 bool native_port = true;
177 u32 mdev_port_num;
178 void *out_cnt;
179 int err;
180
181 mdev = mlx5_ib_get_native_port_mdev(dev, port_num, &mdev_port_num);
182 if (!mdev) {
183 /* Fail to get the native port, likely due to 2nd port is still
184 * unaffiliated. In such case default to 1st port and attached
185 * PF device.
186 */
187 native_port = false;
188 mdev = dev->mdev;
189 mdev_port_num = 1;
190 }
191 if (MLX5_CAP_GEN(dev->mdev, num_ports) == 1) {
192 /* set local port to one for Function-Per-Port HCA. */
193 mdev = dev->mdev;
194 mdev_port_num = 1;
195 }
196
197 /* Declaring support of extended counters */
198 if (in_mad->mad_hdr.attr_id == IB_PMA_CLASS_PORT_INFO) {
199 struct ib_class_port_info cpi = {};
200
201 cpi.capability_mask = IB_PMA_CLASS_CAP_EXT_WIDTH;
202 memcpy((out_mad->data + 40), &cpi, sizeof(cpi));
203 err = IB_MAD_RESULT_SUCCESS | IB_MAD_RESULT_REPLY;
204 goto done;
205 }
206
207 if (in_mad->mad_hdr.attr_id == IB_PMA_PORT_COUNTERS_EXT) {
208 struct ib_pma_portcounters_ext *pma_cnt_ext =
209 (struct ib_pma_portcounters_ext *)(out_mad->data + 40);
210 int sz = MLX5_ST_SZ_BYTES(query_vport_counter_out);
211
212 out_cnt = kvzalloc(sz, GFP_KERNEL);
213 if (!out_cnt) {
214 err = IB_MAD_RESULT_FAILURE;
215 goto done;
216 }
217
218 err = mlx5_core_query_vport_counter(mdev, 0, 0, mdev_port_num,
219 out_cnt);
220 if (!err)
221 pma_cnt_ext_assign(pma_cnt_ext, out_cnt);
222 } else {
223 struct ib_pma_portcounters *pma_cnt =
224 (struct ib_pma_portcounters *)(out_mad->data + 40);
225 int sz = MLX5_ST_SZ_BYTES(ppcnt_reg);
226
227 out_cnt = kvzalloc(sz, GFP_KERNEL);
228 if (!out_cnt) {
229 err = IB_MAD_RESULT_FAILURE;
230 goto done;
231 }
232
233 err = query_ib_ppcnt(mdev, mdev_port_num, out_cnt, sz);
234 if (!err)
235 pma_cnt_assign(pma_cnt, out_cnt);
236 }
237 kvfree(out_cnt);
238 err = err ? IB_MAD_RESULT_FAILURE :
239 IB_MAD_RESULT_SUCCESS | IB_MAD_RESULT_REPLY;
240done:
241 if (native_port)
242 mlx5_ib_put_native_port_mdev(dev, port_num);
243 return err;
244}
245
246int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u32 port_num,
247 const struct ib_wc *in_wc, const struct ib_grh *in_grh,
248 const struct ib_mad *in, struct ib_mad *out,
249 size_t *out_mad_size, u16 *out_mad_pkey_index)
250{
251 struct mlx5_ib_dev *dev = to_mdev(ibdev);
252 u8 mgmt_class = in->mad_hdr.mgmt_class;
253 u8 method = in->mad_hdr.method;
254 u16 slid;
255 int err;
256
257 slid = in_wc ? ib_lid_cpu16(in_wc->slid) :
258 be16_to_cpu(IB_LID_PERMISSIVE);
259
260 if (method == IB_MGMT_METHOD_TRAP && !slid)
261 return IB_MAD_RESULT_SUCCESS | IB_MAD_RESULT_CONSUMED;
262
263 switch (mgmt_class) {
264 case IB_MGMT_CLASS_SUBN_LID_ROUTED:
265 case IB_MGMT_CLASS_SUBN_DIRECTED_ROUTE: {
266 if (method != IB_MGMT_METHOD_GET &&
267 method != IB_MGMT_METHOD_SET &&
268 method != IB_MGMT_METHOD_TRAP_REPRESS)
269 return IB_MAD_RESULT_SUCCESS;
270
271 /* Don't process SMInfo queries -- the SMA can't handle them.
272 */
273 if (in->mad_hdr.attr_id == IB_SMP_ATTR_SM_INFO)
274 return IB_MAD_RESULT_SUCCESS;
275 } break;
276 case IB_MGMT_CLASS_PERF_MGMT:
277 if (MLX5_CAP_GEN(dev->mdev, vport_counters) &&
278 method == IB_MGMT_METHOD_GET)
279 return process_pma_cmd(dev, port_num, in, out);
280 fallthrough;
281 case MLX5_IB_VENDOR_CLASS1:
282 case MLX5_IB_VENDOR_CLASS2:
283 case IB_MGMT_CLASS_CONG_MGMT: {
284 if (method != IB_MGMT_METHOD_GET &&
285 method != IB_MGMT_METHOD_SET)
286 return IB_MAD_RESULT_SUCCESS;
287 } break;
288 default:
289 return IB_MAD_RESULT_SUCCESS;
290 }
291
292 err = mlx5_MAD_IFC(to_mdev(ibdev), mad_flags & IB_MAD_IGNORE_MKEY,
293 mad_flags & IB_MAD_IGNORE_BKEY, port_num, in_wc,
294 in_grh, in, out);
295 if (err)
296 return IB_MAD_RESULT_FAILURE;
297
298 /* set return bit in status of directed route responses */
299 if (mgmt_class == IB_MGMT_CLASS_SUBN_DIRECTED_ROUTE)
300 out->mad_hdr.status |= cpu_to_be16(1 << 15);
301
302 if (method == IB_MGMT_METHOD_TRAP_REPRESS)
303 /* no response for trap repress */
304 return IB_MAD_RESULT_SUCCESS | IB_MAD_RESULT_CONSUMED;
305
306 return IB_MAD_RESULT_SUCCESS | IB_MAD_RESULT_REPLY;
307}
308
309int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, unsigned int port)
310{
311 struct ib_smp *in_mad;
312 struct ib_smp *out_mad;
313 int err = -ENOMEM;
314 u16 packet_error;
315
316 in_mad = kzalloc(sizeof(*in_mad), GFP_KERNEL);
317 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
318 if (!in_mad || !out_mad)
319 goto out;
320
321 ib_init_query_mad(in_mad);
322 in_mad->attr_id = MLX5_ATTR_EXTENDED_PORT_INFO;
323 in_mad->attr_mod = cpu_to_be32(port);
324
325 err = mlx5_MAD_IFC(dev, 1, 1, 1, NULL, NULL, in_mad, out_mad);
326
327 packet_error = be16_to_cpu(out_mad->status);
328
329 dev->port_caps[port - 1].ext_port_cap = (!err && !packet_error) ?
330 MLX_EXT_PORT_CAP_FLAG_EXTENDED_PORT_INFO : 0;
331
332out:
333 kfree(in_mad);
334 kfree(out_mad);
335 return err;
336}
337
338static int mlx5_query_mad_ifc_smp_attr_node_info(struct ib_device *ibdev,
339 struct ib_smp *out_mad)
340{
341 struct ib_smp *in_mad;
342 int err;
343
344 in_mad = kzalloc(sizeof(*in_mad), GFP_KERNEL);
345 if (!in_mad)
346 return -ENOMEM;
347
348 ib_init_query_mad(in_mad);
349 in_mad->attr_id = IB_SMP_ATTR_NODE_INFO;
350
351 err = mlx5_MAD_IFC(to_mdev(ibdev), 1, 1, 1, NULL, NULL, in_mad,
352 out_mad);
353
354 kfree(in_mad);
355 return err;
356}
357
358int mlx5_query_mad_ifc_system_image_guid(struct ib_device *ibdev,
359 __be64 *sys_image_guid)
360{
361 struct ib_smp *out_mad;
362 int err;
363
364 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
365 if (!out_mad)
366 return -ENOMEM;
367
368 err = mlx5_query_mad_ifc_smp_attr_node_info(ibdev, out_mad);
369 if (err)
370 goto out;
371
372 memcpy(sys_image_guid, out_mad->data + 4, 8);
373
374out:
375 kfree(out_mad);
376
377 return err;
378}
379
380int mlx5_query_mad_ifc_max_pkeys(struct ib_device *ibdev,
381 u16 *max_pkeys)
382{
383 struct ib_smp *out_mad;
384 int err;
385
386 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
387 if (!out_mad)
388 return -ENOMEM;
389
390 err = mlx5_query_mad_ifc_smp_attr_node_info(ibdev, out_mad);
391 if (err)
392 goto out;
393
394 *max_pkeys = be16_to_cpup((__be16 *)(out_mad->data + 28));
395
396out:
397 kfree(out_mad);
398
399 return err;
400}
401
402int mlx5_query_mad_ifc_vendor_id(struct ib_device *ibdev,
403 u32 *vendor_id)
404{
405 struct ib_smp *out_mad;
406 int err;
407
408 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
409 if (!out_mad)
410 return -ENOMEM;
411
412 err = mlx5_query_mad_ifc_smp_attr_node_info(ibdev, out_mad);
413 if (err)
414 goto out;
415
416 *vendor_id = be32_to_cpup((__be32 *)(out_mad->data + 36)) & 0xffff;
417
418out:
419 kfree(out_mad);
420
421 return err;
422}
423
424int mlx5_query_mad_ifc_node_desc(struct mlx5_ib_dev *dev, char *node_desc)
425{
426 struct ib_smp *in_mad;
427 struct ib_smp *out_mad;
428 int err = -ENOMEM;
429
430 in_mad = kzalloc(sizeof(*in_mad), GFP_KERNEL);
431 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
432 if (!in_mad || !out_mad)
433 goto out;
434
435 ib_init_query_mad(in_mad);
436 in_mad->attr_id = IB_SMP_ATTR_NODE_DESC;
437
438 err = mlx5_MAD_IFC(dev, 1, 1, 1, NULL, NULL, in_mad, out_mad);
439 if (err)
440 goto out;
441
442 memcpy(node_desc, out_mad->data, IB_DEVICE_NODE_DESC_MAX);
443out:
444 kfree(in_mad);
445 kfree(out_mad);
446 return err;
447}
448
449int mlx5_query_mad_ifc_node_guid(struct mlx5_ib_dev *dev, __be64 *node_guid)
450{
451 struct ib_smp *in_mad;
452 struct ib_smp *out_mad;
453 int err = -ENOMEM;
454
455 in_mad = kzalloc(sizeof(*in_mad), GFP_KERNEL);
456 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
457 if (!in_mad || !out_mad)
458 goto out;
459
460 ib_init_query_mad(in_mad);
461 in_mad->attr_id = IB_SMP_ATTR_NODE_INFO;
462
463 err = mlx5_MAD_IFC(dev, 1, 1, 1, NULL, NULL, in_mad, out_mad);
464 if (err)
465 goto out;
466
467 memcpy(node_guid, out_mad->data + 12, 8);
468out:
469 kfree(in_mad);
470 kfree(out_mad);
471 return err;
472}
473
474int mlx5_query_mad_ifc_pkey(struct ib_device *ibdev, u32 port, u16 index,
475 u16 *pkey)
476{
477 struct ib_smp *in_mad;
478 struct ib_smp *out_mad;
479 int err = -ENOMEM;
480
481 in_mad = kzalloc(sizeof(*in_mad), GFP_KERNEL);
482 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
483 if (!in_mad || !out_mad)
484 goto out;
485
486 ib_init_query_mad(in_mad);
487 in_mad->attr_id = IB_SMP_ATTR_PKEY_TABLE;
488 in_mad->attr_mod = cpu_to_be32(index / 32);
489
490 err = mlx5_MAD_IFC(to_mdev(ibdev), 1, 1, port, NULL, NULL, in_mad,
491 out_mad);
492 if (err)
493 goto out;
494
495 *pkey = be16_to_cpu(((__be16 *)out_mad->data)[index % 32]);
496
497out:
498 kfree(in_mad);
499 kfree(out_mad);
500 return err;
501}
502
503int mlx5_query_mad_ifc_gids(struct ib_device *ibdev, u32 port, int index,
504 union ib_gid *gid)
505{
506 struct ib_smp *in_mad;
507 struct ib_smp *out_mad;
508 int err = -ENOMEM;
509
510 in_mad = kzalloc(sizeof(*in_mad), GFP_KERNEL);
511 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
512 if (!in_mad || !out_mad)
513 goto out;
514
515 ib_init_query_mad(in_mad);
516 in_mad->attr_id = IB_SMP_ATTR_PORT_INFO;
517 in_mad->attr_mod = cpu_to_be32(port);
518
519 err = mlx5_MAD_IFC(to_mdev(ibdev), 1, 1, port, NULL, NULL, in_mad,
520 out_mad);
521 if (err)
522 goto out;
523
524 memcpy(gid->raw, out_mad->data + 8, 8);
525
526 ib_init_query_mad(in_mad);
527 in_mad->attr_id = IB_SMP_ATTR_GUID_INFO;
528 in_mad->attr_mod = cpu_to_be32(index / 8);
529
530 err = mlx5_MAD_IFC(to_mdev(ibdev), 1, 1, port, NULL, NULL, in_mad,
531 out_mad);
532 if (err)
533 goto out;
534
535 memcpy(gid->raw + 8, out_mad->data + (index % 8) * 8, 8);
536
537out:
538 kfree(in_mad);
539 kfree(out_mad);
540 return err;
541}
542
543int mlx5_query_mad_ifc_port(struct ib_device *ibdev, u32 port,
544 struct ib_port_attr *props)
545{
546 struct mlx5_ib_dev *dev = to_mdev(ibdev);
547 struct mlx5_core_dev *mdev = dev->mdev;
548 struct ib_smp *in_mad;
549 struct ib_smp *out_mad;
550 int ext_active_speed;
551 int err = -ENOMEM;
552
553 in_mad = kzalloc(sizeof(*in_mad), GFP_KERNEL);
554 out_mad = kmalloc(sizeof(*out_mad), GFP_KERNEL);
555 if (!in_mad || !out_mad)
556 goto out;
557
558 /* props being zeroed by the caller, avoid zeroing it here */
559
560 ib_init_query_mad(in_mad);
561 in_mad->attr_id = IB_SMP_ATTR_PORT_INFO;
562 in_mad->attr_mod = cpu_to_be32(port);
563
564 err = mlx5_MAD_IFC(dev, 1, 1, port, NULL, NULL, in_mad, out_mad);
565 if (err) {
566 mlx5_ib_warn(dev, "err %d\n", err);
567 goto out;
568 }
569
570 props->lid = be16_to_cpup((__be16 *)(out_mad->data + 16));
571 props->lmc = out_mad->data[34] & 0x7;
572 props->sm_lid = be16_to_cpup((__be16 *)(out_mad->data + 18));
573 props->sm_sl = out_mad->data[36] & 0xf;
574 props->state = out_mad->data[32] & 0xf;
575 props->phys_state = out_mad->data[33] >> 4;
576 props->port_cap_flags = be32_to_cpup((__be32 *)(out_mad->data + 20));
577 props->gid_tbl_len = out_mad->data[50];
578 props->max_msg_sz = 1 << MLX5_CAP_GEN(mdev, log_max_msg);
579 props->pkey_tbl_len = dev->pkey_table_len;
580 props->bad_pkey_cntr = be16_to_cpup((__be16 *)(out_mad->data + 46));
581 props->qkey_viol_cntr = be16_to_cpup((__be16 *)(out_mad->data + 48));
582 props->active_width = out_mad->data[31] & 0xf;
583 props->active_speed = out_mad->data[35] >> 4;
584 props->max_mtu = out_mad->data[41] & 0xf;
585 props->active_mtu = out_mad->data[36] >> 4;
586 props->subnet_timeout = out_mad->data[51] & 0x1f;
587 props->max_vl_num = out_mad->data[37] >> 4;
588 props->init_type_reply = out_mad->data[41] >> 4;
589
590 if (props->port_cap_flags & IB_PORT_CAP_MASK2_SUP) {
591 props->port_cap_flags2 =
592 be16_to_cpup((__be16 *)(out_mad->data + 60));
593
594 if (props->port_cap_flags2 & IB_PORT_LINK_WIDTH_2X_SUP)
595 props->active_width = out_mad->data[31] & 0x1f;
596 }
597
598 /* Check if extended speeds (EDR/FDR/...) are supported */
599 if (props->port_cap_flags & IB_PORT_EXTENDED_SPEEDS_SUP) {
600 ext_active_speed = out_mad->data[62] >> 4;
601
602 switch (ext_active_speed) {
603 case 1:
604 props->active_speed = 16; /* FDR */
605 break;
606 case 2:
607 props->active_speed = 32; /* EDR */
608 break;
609 case 4:
610 if (props->port_cap_flags & IB_PORT_CAP_MASK2_SUP &&
611 props->port_cap_flags2 & IB_PORT_LINK_SPEED_HDR_SUP)
612 props->active_speed = IB_SPEED_HDR;
613 break;
614 case 8:
615 if (props->port_cap_flags & IB_PORT_CAP_MASK2_SUP &&
616 props->port_cap_flags2 & IB_PORT_LINK_SPEED_NDR_SUP)
617 props->active_speed = IB_SPEED_NDR;
618 break;
619 }
620 }
621
622 /* Check if extended speeds 2 (XDR/...) are supported */
623 if (props->port_cap_flags & IB_PORT_CAP_MASK2_SUP &&
624 props->port_cap_flags2 & IB_PORT_EXTENDED_SPEEDS2_SUP) {
625 ext_active_speed = (out_mad->data[56] >> 4) & 0x6;
626
627 switch (ext_active_speed) {
628 case 2:
629 if (props->port_cap_flags2 & IB_PORT_LINK_SPEED_XDR_SUP)
630 props->active_speed = IB_SPEED_XDR;
631 break;
632 }
633 }
634
635 /* If reported active speed is QDR, check if is FDR-10 */
636 if (props->active_speed == 4) {
637 if (dev->port_caps[port - 1].ext_port_cap &
638 MLX_EXT_PORT_CAP_FLAG_EXTENDED_PORT_INFO) {
639 ib_init_query_mad(in_mad);
640 in_mad->attr_id = MLX5_ATTR_EXTENDED_PORT_INFO;
641 in_mad->attr_mod = cpu_to_be32(port);
642
643 err = mlx5_MAD_IFC(dev, 1, 1, port,
644 NULL, NULL, in_mad, out_mad);
645 if (err)
646 goto out;
647
648 /* Checking LinkSpeedActive for FDR-10 */
649 if (out_mad->data[15] & 0x1)
650 props->active_speed = 8;
651 }
652 }
653
654out:
655 kfree(in_mad);
656 kfree(out_mad);
657
658 return err;
659}