Loading...
1// SPDX-License-Identifier: GPL-2.0
2// Copyright (C) 2016-2020 Arm Limited
3// CMN-600 Coherent Mesh Network PMU driver
4
5#include <linux/acpi.h>
6#include <linux/bitfield.h>
7#include <linux/bitops.h>
8#include <linux/debugfs.h>
9#include <linux/interrupt.h>
10#include <linux/io.h>
11#include <linux/io-64-nonatomic-lo-hi.h>
12#include <linux/kernel.h>
13#include <linux/list.h>
14#include <linux/module.h>
15#include <linux/of.h>
16#include <linux/perf_event.h>
17#include <linux/platform_device.h>
18#include <linux/slab.h>
19#include <linux/sort.h>
20
21/* Common register stuff */
22#define CMN_NODE_INFO 0x0000
23#define CMN_NI_NODE_TYPE GENMASK_ULL(15, 0)
24#define CMN_NI_NODE_ID GENMASK_ULL(31, 16)
25#define CMN_NI_LOGICAL_ID GENMASK_ULL(47, 32)
26
27#define CMN_NODEID_DEVID(reg) ((reg) & 3)
28#define CMN_NODEID_EXT_DEVID(reg) ((reg) & 1)
29#define CMN_NODEID_PID(reg) (((reg) >> 2) & 1)
30#define CMN_NODEID_EXT_PID(reg) (((reg) >> 1) & 3)
31#define CMN_NODEID_1x1_PID(reg) (((reg) >> 2) & 7)
32#define CMN_NODEID_X(reg, bits) ((reg) >> (3 + (bits)))
33#define CMN_NODEID_Y(reg, bits) (((reg) >> 3) & ((1U << (bits)) - 1))
34
35#define CMN_CHILD_INFO 0x0080
36#define CMN_CI_CHILD_COUNT GENMASK_ULL(15, 0)
37#define CMN_CI_CHILD_PTR_OFFSET GENMASK_ULL(31, 16)
38
39#define CMN_CHILD_NODE_ADDR GENMASK(29, 0)
40#define CMN_CHILD_NODE_EXTERNAL BIT(31)
41
42#define CMN_MAX_DIMENSION 12
43#define CMN_MAX_XPS (CMN_MAX_DIMENSION * CMN_MAX_DIMENSION)
44#define CMN_MAX_DTMS (CMN_MAX_XPS + (CMN_MAX_DIMENSION - 1) * 4)
45
46/* The CFG node has various info besides the discovery tree */
47#define CMN_CFGM_PERIPH_ID_2 0x0010
48#define CMN_CFGM_PID2_REVISION GENMASK(7, 4)
49
50#define CMN_CFGM_INFO_GLOBAL 0x900
51#define CMN_INFO_MULTIPLE_DTM_EN BIT_ULL(63)
52#define CMN_INFO_RSP_VC_NUM GENMASK_ULL(53, 52)
53#define CMN_INFO_DAT_VC_NUM GENMASK_ULL(51, 50)
54
55#define CMN_CFGM_INFO_GLOBAL_1 0x908
56#define CMN_INFO_SNP_VC_NUM GENMASK_ULL(3, 2)
57#define CMN_INFO_REQ_VC_NUM GENMASK_ULL(1, 0)
58
59/* XPs also have some local topology info which has uses too */
60#define CMN_MXP__CONNECT_INFO_P0 0x0008
61#define CMN_MXP__CONNECT_INFO_P1 0x0010
62#define CMN_MXP__CONNECT_INFO_P2 0x0028
63#define CMN_MXP__CONNECT_INFO_P3 0x0030
64#define CMN_MXP__CONNECT_INFO_P4 0x0038
65#define CMN_MXP__CONNECT_INFO_P5 0x0040
66#define CMN__CONNECT_INFO_DEVICE_TYPE GENMASK_ULL(4, 0)
67
68/* PMU registers occupy the 3rd 4KB page of each node's region */
69#define CMN_PMU_OFFSET 0x2000
70
71/* For most nodes, this is all there is */
72#define CMN_PMU_EVENT_SEL 0x000
73#define CMN__PMU_CBUSY_SNTHROTTLE_SEL GENMASK_ULL(44, 42)
74#define CMN__PMU_CLASS_OCCUP_ID GENMASK_ULL(36, 35)
75/* Technically this is 4 bits wide on DNs, but we only use 2 there anyway */
76#define CMN__PMU_OCCUP1_ID GENMASK_ULL(34, 32)
77
78/* HN-Ps are weird... */
79#define CMN_HNP_PMU_EVENT_SEL 0x008
80
81/* DTMs live in the PMU space of XP registers */
82#define CMN_DTM_WPn(n) (0x1A0 + (n) * 0x18)
83#define CMN_DTM_WPn_CONFIG(n) (CMN_DTM_WPn(n) + 0x00)
84#define CMN_DTM_WPn_CONFIG_WP_CHN_NUM GENMASK_ULL(20, 19)
85#define CMN_DTM_WPn_CONFIG_WP_DEV_SEL2 GENMASK_ULL(18, 17)
86#define CMN_DTM_WPn_CONFIG_WP_COMBINE BIT(9)
87#define CMN_DTM_WPn_CONFIG_WP_EXCLUSIVE BIT(8)
88#define CMN600_WPn_CONFIG_WP_COMBINE BIT(6)
89#define CMN600_WPn_CONFIG_WP_EXCLUSIVE BIT(5)
90#define CMN_DTM_WPn_CONFIG_WP_GRP GENMASK_ULL(5, 4)
91#define CMN_DTM_WPn_CONFIG_WP_CHN_SEL GENMASK_ULL(3, 1)
92#define CMN_DTM_WPn_CONFIG_WP_DEV_SEL BIT(0)
93#define CMN_DTM_WPn_VAL(n) (CMN_DTM_WPn(n) + 0x08)
94#define CMN_DTM_WPn_MASK(n) (CMN_DTM_WPn(n) + 0x10)
95
96#define CMN_DTM_PMU_CONFIG 0x210
97#define CMN__PMEVCNT0_INPUT_SEL GENMASK_ULL(37, 32)
98#define CMN__PMEVCNT0_INPUT_SEL_WP 0x00
99#define CMN__PMEVCNT0_INPUT_SEL_XP 0x04
100#define CMN__PMEVCNT0_INPUT_SEL_DEV 0x10
101#define CMN__PMEVCNT0_GLOBAL_NUM GENMASK_ULL(18, 16)
102#define CMN__PMEVCNTn_GLOBAL_NUM_SHIFT(n) ((n) * 4)
103#define CMN__PMEVCNT_PAIRED(n) BIT(4 + (n))
104#define CMN__PMEVCNT23_COMBINED BIT(2)
105#define CMN__PMEVCNT01_COMBINED BIT(1)
106#define CMN_DTM_PMU_CONFIG_PMU_EN BIT(0)
107
108#define CMN_DTM_PMEVCNT 0x220
109
110#define CMN_DTM_PMEVCNTSR 0x240
111
112#define CMN_DTM_UNIT_INFO 0x0910
113
114#define CMN_DTM_NUM_COUNTERS 4
115/* Want more local counters? Why not replicate the whole DTM! Ugh... */
116#define CMN_DTM_OFFSET(n) ((n) * 0x200)
117
118/* The DTC node is where the magic happens */
119#define CMN_DT_DTC_CTL 0x0a00
120#define CMN_DT_DTC_CTL_DT_EN BIT(0)
121
122/* DTC counters are paired in 64-bit registers on a 16-byte stride. Yuck */
123#define _CMN_DT_CNT_REG(n) ((((n) / 2) * 4 + (n) % 2) * 4)
124#define CMN_DT_PMEVCNT(n) (CMN_PMU_OFFSET + _CMN_DT_CNT_REG(n))
125#define CMN_DT_PMCCNTR (CMN_PMU_OFFSET + 0x40)
126
127#define CMN_DT_PMEVCNTSR(n) (CMN_PMU_OFFSET + 0x50 + _CMN_DT_CNT_REG(n))
128#define CMN_DT_PMCCNTRSR (CMN_PMU_OFFSET + 0x90)
129
130#define CMN_DT_PMCR (CMN_PMU_OFFSET + 0x100)
131#define CMN_DT_PMCR_PMU_EN BIT(0)
132#define CMN_DT_PMCR_CNTR_RST BIT(5)
133#define CMN_DT_PMCR_OVFL_INTR_EN BIT(6)
134
135#define CMN_DT_PMOVSR (CMN_PMU_OFFSET + 0x118)
136#define CMN_DT_PMOVSR_CLR (CMN_PMU_OFFSET + 0x120)
137
138#define CMN_DT_PMSSR (CMN_PMU_OFFSET + 0x128)
139#define CMN_DT_PMSSR_SS_STATUS(n) BIT(n)
140
141#define CMN_DT_PMSRR (CMN_PMU_OFFSET + 0x130)
142#define CMN_DT_PMSRR_SS_REQ BIT(0)
143
144#define CMN_DT_NUM_COUNTERS 8
145#define CMN_MAX_DTCS 4
146
147/*
148 * Even in the worst case a DTC counter can't wrap in fewer than 2^42 cycles,
149 * so throwing away one bit to make overflow handling easy is no big deal.
150 */
151#define CMN_COUNTER_INIT 0x80000000
152/* Similarly for the 40-bit cycle counter */
153#define CMN_CC_INIT 0x8000000000ULL
154
155
156/* Event attributes */
157#define CMN_CONFIG_TYPE GENMASK_ULL(15, 0)
158#define CMN_CONFIG_EVENTID GENMASK_ULL(26, 16)
159#define CMN_CONFIG_OCCUPID GENMASK_ULL(30, 27)
160#define CMN_CONFIG_BYNODEID BIT_ULL(31)
161#define CMN_CONFIG_NODEID GENMASK_ULL(47, 32)
162
163#define CMN_EVENT_TYPE(event) FIELD_GET(CMN_CONFIG_TYPE, (event)->attr.config)
164#define CMN_EVENT_EVENTID(event) FIELD_GET(CMN_CONFIG_EVENTID, (event)->attr.config)
165#define CMN_EVENT_OCCUPID(event) FIELD_GET(CMN_CONFIG_OCCUPID, (event)->attr.config)
166#define CMN_EVENT_BYNODEID(event) FIELD_GET(CMN_CONFIG_BYNODEID, (event)->attr.config)
167#define CMN_EVENT_NODEID(event) FIELD_GET(CMN_CONFIG_NODEID, (event)->attr.config)
168
169#define CMN_CONFIG_WP_COMBINE GENMASK_ULL(27, 24)
170#define CMN_CONFIG_WP_DEV_SEL GENMASK_ULL(50, 48)
171#define CMN_CONFIG_WP_CHN_SEL GENMASK_ULL(55, 51)
172/* Note that we don't yet support the tertiary match group on newer IPs */
173#define CMN_CONFIG_WP_GRP BIT_ULL(56)
174#define CMN_CONFIG_WP_EXCLUSIVE BIT_ULL(57)
175#define CMN_CONFIG1_WP_VAL GENMASK_ULL(63, 0)
176#define CMN_CONFIG2_WP_MASK GENMASK_ULL(63, 0)
177
178#define CMN_EVENT_WP_COMBINE(event) FIELD_GET(CMN_CONFIG_WP_COMBINE, (event)->attr.config)
179#define CMN_EVENT_WP_DEV_SEL(event) FIELD_GET(CMN_CONFIG_WP_DEV_SEL, (event)->attr.config)
180#define CMN_EVENT_WP_CHN_SEL(event) FIELD_GET(CMN_CONFIG_WP_CHN_SEL, (event)->attr.config)
181#define CMN_EVENT_WP_GRP(event) FIELD_GET(CMN_CONFIG_WP_GRP, (event)->attr.config)
182#define CMN_EVENT_WP_EXCLUSIVE(event) FIELD_GET(CMN_CONFIG_WP_EXCLUSIVE, (event)->attr.config)
183#define CMN_EVENT_WP_VAL(event) FIELD_GET(CMN_CONFIG1_WP_VAL, (event)->attr.config1)
184#define CMN_EVENT_WP_MASK(event) FIELD_GET(CMN_CONFIG2_WP_MASK, (event)->attr.config2)
185
186/* Made-up event IDs for watchpoint direction */
187#define CMN_WP_UP 0
188#define CMN_WP_DOWN 2
189
190
191enum cmn_model {
192 CMN600 = 1,
193 CMN650 = 2,
194 CMN700 = 4,
195 CI700 = 8,
196 /* ...and then we can use bitmap tricks for commonality */
197 CMN_ANY = -1,
198 NOT_CMN600 = -2,
199 CMN_650ON = CMN650 | CMN700,
200};
201
202/* CMN-600 r0px shouldn't exist in silicon, thankfully */
203enum cmn_revision {
204 CMN600_R1P0,
205 CMN600_R1P1,
206 CMN600_R1P2,
207 CMN600_R1P3,
208 CMN600_R2P0,
209 CMN600_R3P0,
210 CMN600_R3P1,
211 CMN650_R0P0 = 0,
212 CMN650_R1P0,
213 CMN650_R1P1,
214 CMN650_R2P0,
215 CMN650_R1P2,
216 CMN700_R0P0 = 0,
217 CMN700_R1P0,
218 CMN700_R2P0,
219 CI700_R0P0 = 0,
220 CI700_R1P0,
221 CI700_R2P0,
222};
223
224enum cmn_node_type {
225 CMN_TYPE_INVALID,
226 CMN_TYPE_DVM,
227 CMN_TYPE_CFG,
228 CMN_TYPE_DTC,
229 CMN_TYPE_HNI,
230 CMN_TYPE_HNF,
231 CMN_TYPE_XP,
232 CMN_TYPE_SBSX,
233 CMN_TYPE_MPAM_S,
234 CMN_TYPE_MPAM_NS,
235 CMN_TYPE_RNI,
236 CMN_TYPE_RND = 0xd,
237 CMN_TYPE_RNSAM = 0xf,
238 CMN_TYPE_MTSX,
239 CMN_TYPE_HNP,
240 CMN_TYPE_CXRA = 0x100,
241 CMN_TYPE_CXHA,
242 CMN_TYPE_CXLA,
243 CMN_TYPE_CCRA,
244 CMN_TYPE_CCHA,
245 CMN_TYPE_CCLA,
246 CMN_TYPE_CCLA_RNI,
247 /* Not a real node type */
248 CMN_TYPE_WP = 0x7770
249};
250
251enum cmn_filter_select {
252 SEL_NONE = -1,
253 SEL_OCCUP1ID,
254 SEL_CLASS_OCCUP_ID,
255 SEL_CBUSY_SNTHROTTLE_SEL,
256 SEL_MAX
257};
258
259struct arm_cmn_node {
260 void __iomem *pmu_base;
261 u16 id, logid;
262 enum cmn_node_type type;
263
264 int dtm;
265 union {
266 /* DN/HN-F/CXHA */
267 struct {
268 u8 val : 4;
269 u8 count : 4;
270 } occupid[SEL_MAX];
271 /* XP */
272 u8 dtc;
273 };
274 union {
275 u8 event[4];
276 __le32 event_sel;
277 u16 event_w[4];
278 __le64 event_sel_w;
279 };
280};
281
282struct arm_cmn_dtm {
283 void __iomem *base;
284 u32 pmu_config_low;
285 union {
286 u8 input_sel[4];
287 __le32 pmu_config_high;
288 };
289 s8 wp_event[4];
290};
291
292struct arm_cmn_dtc {
293 void __iomem *base;
294 int irq;
295 int irq_friend;
296 bool cc_active;
297
298 struct perf_event *counters[CMN_DT_NUM_COUNTERS];
299 struct perf_event *cycles;
300};
301
302#define CMN_STATE_DISABLED BIT(0)
303#define CMN_STATE_TXN BIT(1)
304
305struct arm_cmn {
306 struct device *dev;
307 void __iomem *base;
308 unsigned int state;
309
310 enum cmn_revision rev;
311 enum cmn_model model;
312 u8 mesh_x;
313 u8 mesh_y;
314 u16 num_xps;
315 u16 num_dns;
316 bool multi_dtm;
317 u8 ports_used;
318 struct {
319 unsigned int rsp_vc_num : 2;
320 unsigned int dat_vc_num : 2;
321 unsigned int snp_vc_num : 2;
322 unsigned int req_vc_num : 2;
323 };
324
325 struct arm_cmn_node *xps;
326 struct arm_cmn_node *dns;
327
328 struct arm_cmn_dtm *dtms;
329 struct arm_cmn_dtc *dtc;
330 unsigned int num_dtcs;
331
332 int cpu;
333 struct hlist_node cpuhp_node;
334
335 struct pmu pmu;
336 struct dentry *debug;
337};
338
339#define to_cmn(p) container_of(p, struct arm_cmn, pmu)
340
341static int arm_cmn_hp_state;
342
343struct arm_cmn_nodeid {
344 u8 x;
345 u8 y;
346 u8 port;
347 u8 dev;
348};
349
350static int arm_cmn_xyidbits(const struct arm_cmn *cmn)
351{
352 return fls((cmn->mesh_x - 1) | (cmn->mesh_y - 1) | 2);
353}
354
355static struct arm_cmn_nodeid arm_cmn_nid(const struct arm_cmn *cmn, u16 id)
356{
357 struct arm_cmn_nodeid nid;
358
359 if (cmn->num_xps == 1) {
360 nid.x = 0;
361 nid.y = 0;
362 nid.port = CMN_NODEID_1x1_PID(id);
363 nid.dev = CMN_NODEID_DEVID(id);
364 } else {
365 int bits = arm_cmn_xyidbits(cmn);
366
367 nid.x = CMN_NODEID_X(id, bits);
368 nid.y = CMN_NODEID_Y(id, bits);
369 if (cmn->ports_used & 0xc) {
370 nid.port = CMN_NODEID_EXT_PID(id);
371 nid.dev = CMN_NODEID_EXT_DEVID(id);
372 } else {
373 nid.port = CMN_NODEID_PID(id);
374 nid.dev = CMN_NODEID_DEVID(id);
375 }
376 }
377 return nid;
378}
379
380static struct arm_cmn_node *arm_cmn_node_to_xp(const struct arm_cmn *cmn,
381 const struct arm_cmn_node *dn)
382{
383 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, dn->id);
384 int xp_idx = cmn->mesh_x * nid.y + nid.x;
385
386 return cmn->xps + xp_idx;
387}
388static struct arm_cmn_node *arm_cmn_node(const struct arm_cmn *cmn,
389 enum cmn_node_type type)
390{
391 struct arm_cmn_node *dn;
392
393 for (dn = cmn->dns; dn->type; dn++)
394 if (dn->type == type)
395 return dn;
396 return NULL;
397}
398
399static struct dentry *arm_cmn_debugfs;
400
401#ifdef CONFIG_DEBUG_FS
402static const char *arm_cmn_device_type(u8 type)
403{
404 switch(FIELD_GET(CMN__CONNECT_INFO_DEVICE_TYPE, type)) {
405 case 0x00: return " |";
406 case 0x01: return " RN-I |";
407 case 0x02: return " RN-D |";
408 case 0x04: return " RN-F_B |";
409 case 0x05: return "RN-F_B_E|";
410 case 0x06: return " RN-F_A |";
411 case 0x07: return "RN-F_A_E|";
412 case 0x08: return " HN-T |";
413 case 0x09: return " HN-I |";
414 case 0x0a: return " HN-D |";
415 case 0x0b: return " HN-P |";
416 case 0x0c: return " SN-F |";
417 case 0x0d: return " SBSX |";
418 case 0x0e: return " HN-F |";
419 case 0x0f: return " SN-F_E |";
420 case 0x10: return " SN-F_D |";
421 case 0x11: return " CXHA |";
422 case 0x12: return " CXRA |";
423 case 0x13: return " CXRH |";
424 case 0x14: return " RN-F_D |";
425 case 0x15: return "RN-F_D_E|";
426 case 0x16: return " RN-F_C |";
427 case 0x17: return "RN-F_C_E|";
428 case 0x18: return " RN-F_E |";
429 case 0x19: return "RN-F_E_E|";
430 case 0x1c: return " MTSX |";
431 case 0x1d: return " HN-V |";
432 case 0x1e: return " CCG |";
433 default: return " ???? |";
434 }
435}
436
437static void arm_cmn_show_logid(struct seq_file *s, int x, int y, int p, int d)
438{
439 struct arm_cmn *cmn = s->private;
440 struct arm_cmn_node *dn;
441
442 for (dn = cmn->dns; dn->type; dn++) {
443 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, dn->id);
444
445 if (dn->type == CMN_TYPE_XP)
446 continue;
447 /* Ignore the extra components that will overlap on some ports */
448 if (dn->type < CMN_TYPE_HNI)
449 continue;
450
451 if (nid.x != x || nid.y != y || nid.port != p || nid.dev != d)
452 continue;
453
454 seq_printf(s, " #%-2d |", dn->logid);
455 return;
456 }
457 seq_puts(s, " |");
458}
459
460static int arm_cmn_map_show(struct seq_file *s, void *data)
461{
462 struct arm_cmn *cmn = s->private;
463 int x, y, p, pmax = fls(cmn->ports_used);
464
465 seq_puts(s, " X");
466 for (x = 0; x < cmn->mesh_x; x++)
467 seq_printf(s, " %d ", x);
468 seq_puts(s, "\nY P D+");
469 y = cmn->mesh_y;
470 while (y--) {
471 int xp_base = cmn->mesh_x * y;
472 u8 port[6][CMN_MAX_DIMENSION];
473
474 for (x = 0; x < cmn->mesh_x; x++)
475 seq_puts(s, "--------+");
476
477 seq_printf(s, "\n%d |", y);
478 for (x = 0; x < cmn->mesh_x; x++) {
479 struct arm_cmn_node *xp = cmn->xps + xp_base + x;
480 void __iomem *base = xp->pmu_base - CMN_PMU_OFFSET;
481
482 port[0][x] = readl_relaxed(base + CMN_MXP__CONNECT_INFO_P0);
483 port[1][x] = readl_relaxed(base + CMN_MXP__CONNECT_INFO_P1);
484 port[2][x] = readl_relaxed(base + CMN_MXP__CONNECT_INFO_P2);
485 port[3][x] = readl_relaxed(base + CMN_MXP__CONNECT_INFO_P3);
486 port[4][x] = readl_relaxed(base + CMN_MXP__CONNECT_INFO_P4);
487 port[5][x] = readl_relaxed(base + CMN_MXP__CONNECT_INFO_P5);
488 seq_printf(s, " XP #%-2d |", xp_base + x);
489 }
490
491 seq_puts(s, "\n |");
492 for (x = 0; x < cmn->mesh_x; x++) {
493 u8 dtc = cmn->xps[xp_base + x].dtc;
494
495 if (dtc & (dtc - 1))
496 seq_puts(s, " DTC ?? |");
497 else
498 seq_printf(s, " DTC %ld |", __ffs(dtc));
499 }
500 seq_puts(s, "\n |");
501 for (x = 0; x < cmn->mesh_x; x++)
502 seq_puts(s, "........|");
503
504 for (p = 0; p < pmax; p++) {
505 seq_printf(s, "\n %d |", p);
506 for (x = 0; x < cmn->mesh_x; x++)
507 seq_puts(s, arm_cmn_device_type(port[p][x]));
508 seq_puts(s, "\n 0|");
509 for (x = 0; x < cmn->mesh_x; x++)
510 arm_cmn_show_logid(s, x, y, p, 0);
511 seq_puts(s, "\n 1|");
512 for (x = 0; x < cmn->mesh_x; x++)
513 arm_cmn_show_logid(s, x, y, p, 1);
514 }
515 seq_puts(s, "\n-----+");
516 }
517 for (x = 0; x < cmn->mesh_x; x++)
518 seq_puts(s, "--------+");
519 seq_puts(s, "\n");
520 return 0;
521}
522DEFINE_SHOW_ATTRIBUTE(arm_cmn_map);
523
524static void arm_cmn_debugfs_init(struct arm_cmn *cmn, int id)
525{
526 const char *name = "map";
527
528 if (id > 0)
529 name = devm_kasprintf(cmn->dev, GFP_KERNEL, "map_%d", id);
530 if (!name)
531 return;
532
533 cmn->debug = debugfs_create_file(name, 0444, arm_cmn_debugfs, cmn, &arm_cmn_map_fops);
534}
535#else
536static void arm_cmn_debugfs_init(struct arm_cmn *cmn, int id) {}
537#endif
538
539struct arm_cmn_hw_event {
540 struct arm_cmn_node *dn;
541 u64 dtm_idx[4];
542 unsigned int dtc_idx;
543 u8 dtcs_used;
544 u8 num_dns;
545 u8 dtm_offset;
546 bool wide_sel;
547 enum cmn_filter_select filter_sel;
548};
549
550#define for_each_hw_dn(hw, dn, i) \
551 for (i = 0, dn = hw->dn; i < hw->num_dns; i++, dn++)
552
553static struct arm_cmn_hw_event *to_cmn_hw(struct perf_event *event)
554{
555 BUILD_BUG_ON(sizeof(struct arm_cmn_hw_event) > offsetof(struct hw_perf_event, target));
556 return (struct arm_cmn_hw_event *)&event->hw;
557}
558
559static void arm_cmn_set_index(u64 x[], unsigned int pos, unsigned int val)
560{
561 x[pos / 32] |= (u64)val << ((pos % 32) * 2);
562}
563
564static unsigned int arm_cmn_get_index(u64 x[], unsigned int pos)
565{
566 return (x[pos / 32] >> ((pos % 32) * 2)) & 3;
567}
568
569struct arm_cmn_event_attr {
570 struct device_attribute attr;
571 enum cmn_model model;
572 enum cmn_node_type type;
573 enum cmn_filter_select fsel;
574 u16 eventid;
575 u8 occupid;
576};
577
578struct arm_cmn_format_attr {
579 struct device_attribute attr;
580 u64 field;
581 int config;
582};
583
584#define _CMN_EVENT_ATTR(_model, _name, _type, _eventid, _occupid, _fsel)\
585 (&((struct arm_cmn_event_attr[]) {{ \
586 .attr = __ATTR(_name, 0444, arm_cmn_event_show, NULL), \
587 .model = _model, \
588 .type = _type, \
589 .eventid = _eventid, \
590 .occupid = _occupid, \
591 .fsel = _fsel, \
592 }})[0].attr.attr)
593#define CMN_EVENT_ATTR(_model, _name, _type, _eventid) \
594 _CMN_EVENT_ATTR(_model, _name, _type, _eventid, 0, SEL_NONE)
595
596static ssize_t arm_cmn_event_show(struct device *dev,
597 struct device_attribute *attr, char *buf)
598{
599 struct arm_cmn_event_attr *eattr;
600
601 eattr = container_of(attr, typeof(*eattr), attr);
602
603 if (eattr->type == CMN_TYPE_DTC)
604 return sysfs_emit(buf, "type=0x%x\n", eattr->type);
605
606 if (eattr->type == CMN_TYPE_WP)
607 return sysfs_emit(buf,
608 "type=0x%x,eventid=0x%x,wp_dev_sel=?,wp_chn_sel=?,wp_grp=?,wp_val=?,wp_mask=?\n",
609 eattr->type, eattr->eventid);
610
611 if (eattr->fsel > SEL_NONE)
612 return sysfs_emit(buf, "type=0x%x,eventid=0x%x,occupid=0x%x\n",
613 eattr->type, eattr->eventid, eattr->occupid);
614
615 return sysfs_emit(buf, "type=0x%x,eventid=0x%x\n", eattr->type,
616 eattr->eventid);
617}
618
619static umode_t arm_cmn_event_attr_is_visible(struct kobject *kobj,
620 struct attribute *attr,
621 int unused)
622{
623 struct device *dev = kobj_to_dev(kobj);
624 struct arm_cmn *cmn = to_cmn(dev_get_drvdata(dev));
625 struct arm_cmn_event_attr *eattr;
626 enum cmn_node_type type;
627 u16 eventid;
628
629 eattr = container_of(attr, typeof(*eattr), attr.attr);
630
631 if (!(eattr->model & cmn->model))
632 return 0;
633
634 type = eattr->type;
635 eventid = eattr->eventid;
636
637 /* Watchpoints aren't nodes, so avoid confusion */
638 if (type == CMN_TYPE_WP)
639 return attr->mode;
640
641 /* Hide XP events for unused interfaces/channels */
642 if (type == CMN_TYPE_XP) {
643 unsigned int intf = (eventid >> 2) & 7;
644 unsigned int chan = eventid >> 5;
645
646 if ((intf & 4) && !(cmn->ports_used & BIT(intf & 3)))
647 return 0;
648
649 if (chan == 4 && cmn->model == CMN600)
650 return 0;
651
652 if ((chan == 5 && cmn->rsp_vc_num < 2) ||
653 (chan == 6 && cmn->dat_vc_num < 2) ||
654 (chan == 7 && cmn->snp_vc_num < 2) ||
655 (chan == 8 && cmn->req_vc_num < 2))
656 return 0;
657 }
658
659 /* Revision-specific differences */
660 if (cmn->model == CMN600) {
661 if (cmn->rev < CMN600_R1P3) {
662 if (type == CMN_TYPE_CXRA && eventid > 0x10)
663 return 0;
664 }
665 if (cmn->rev < CMN600_R1P2) {
666 if (type == CMN_TYPE_HNF && eventid == 0x1b)
667 return 0;
668 if (type == CMN_TYPE_CXRA || type == CMN_TYPE_CXHA)
669 return 0;
670 }
671 } else if (cmn->model == CMN650) {
672 if (cmn->rev < CMN650_R2P0 || cmn->rev == CMN650_R1P2) {
673 if (type == CMN_TYPE_HNF && eventid > 0x22)
674 return 0;
675 if (type == CMN_TYPE_SBSX && eventid == 0x17)
676 return 0;
677 if (type == CMN_TYPE_RNI && eventid > 0x10)
678 return 0;
679 }
680 } else if (cmn->model == CMN700) {
681 if (cmn->rev < CMN700_R2P0) {
682 if (type == CMN_TYPE_HNF && eventid > 0x2c)
683 return 0;
684 if (type == CMN_TYPE_CCHA && eventid > 0x74)
685 return 0;
686 if (type == CMN_TYPE_CCLA && eventid > 0x27)
687 return 0;
688 }
689 if (cmn->rev < CMN700_R1P0) {
690 if (type == CMN_TYPE_HNF && eventid > 0x2b)
691 return 0;
692 }
693 }
694
695 if (!arm_cmn_node(cmn, type))
696 return 0;
697
698 return attr->mode;
699}
700
701#define _CMN_EVENT_DVM(_model, _name, _event, _occup, _fsel) \
702 _CMN_EVENT_ATTR(_model, dn_##_name, CMN_TYPE_DVM, _event, _occup, _fsel)
703#define CMN_EVENT_DTC(_name) \
704 CMN_EVENT_ATTR(CMN_ANY, dtc_##_name, CMN_TYPE_DTC, 0)
705#define _CMN_EVENT_HNF(_model, _name, _event, _occup, _fsel) \
706 _CMN_EVENT_ATTR(_model, hnf_##_name, CMN_TYPE_HNF, _event, _occup, _fsel)
707#define CMN_EVENT_HNI(_name, _event) \
708 CMN_EVENT_ATTR(CMN_ANY, hni_##_name, CMN_TYPE_HNI, _event)
709#define CMN_EVENT_HNP(_name, _event) \
710 CMN_EVENT_ATTR(CMN_ANY, hnp_##_name, CMN_TYPE_HNP, _event)
711#define __CMN_EVENT_XP(_name, _event) \
712 CMN_EVENT_ATTR(CMN_ANY, mxp_##_name, CMN_TYPE_XP, _event)
713#define CMN_EVENT_SBSX(_model, _name, _event) \
714 CMN_EVENT_ATTR(_model, sbsx_##_name, CMN_TYPE_SBSX, _event)
715#define CMN_EVENT_RNID(_model, _name, _event) \
716 CMN_EVENT_ATTR(_model, rnid_##_name, CMN_TYPE_RNI, _event)
717#define CMN_EVENT_MTSX(_name, _event) \
718 CMN_EVENT_ATTR(CMN_ANY, mtsx_##_name, CMN_TYPE_MTSX, _event)
719#define CMN_EVENT_CXRA(_model, _name, _event) \
720 CMN_EVENT_ATTR(_model, cxra_##_name, CMN_TYPE_CXRA, _event)
721#define CMN_EVENT_CXHA(_name, _event) \
722 CMN_EVENT_ATTR(CMN_ANY, cxha_##_name, CMN_TYPE_CXHA, _event)
723#define CMN_EVENT_CCRA(_name, _event) \
724 CMN_EVENT_ATTR(CMN_ANY, ccra_##_name, CMN_TYPE_CCRA, _event)
725#define CMN_EVENT_CCHA(_name, _event) \
726 CMN_EVENT_ATTR(CMN_ANY, ccha_##_name, CMN_TYPE_CCHA, _event)
727#define CMN_EVENT_CCLA(_name, _event) \
728 CMN_EVENT_ATTR(CMN_ANY, ccla_##_name, CMN_TYPE_CCLA, _event)
729#define CMN_EVENT_CCLA_RNI(_name, _event) \
730 CMN_EVENT_ATTR(CMN_ANY, ccla_rni_##_name, CMN_TYPE_CCLA_RNI, _event)
731
732#define CMN_EVENT_DVM(_model, _name, _event) \
733 _CMN_EVENT_DVM(_model, _name, _event, 0, SEL_NONE)
734#define CMN_EVENT_DVM_OCC(_model, _name, _event) \
735 _CMN_EVENT_DVM(_model, _name##_all, _event, 0, SEL_OCCUP1ID), \
736 _CMN_EVENT_DVM(_model, _name##_dvmop, _event, 1, SEL_OCCUP1ID), \
737 _CMN_EVENT_DVM(_model, _name##_dvmsync, _event, 2, SEL_OCCUP1ID)
738#define CMN_EVENT_HNF(_model, _name, _event) \
739 _CMN_EVENT_HNF(_model, _name, _event, 0, SEL_NONE)
740#define CMN_EVENT_HNF_CLS(_model, _name, _event) \
741 _CMN_EVENT_HNF(_model, _name##_class0, _event, 0, SEL_CLASS_OCCUP_ID), \
742 _CMN_EVENT_HNF(_model, _name##_class1, _event, 1, SEL_CLASS_OCCUP_ID), \
743 _CMN_EVENT_HNF(_model, _name##_class2, _event, 2, SEL_CLASS_OCCUP_ID), \
744 _CMN_EVENT_HNF(_model, _name##_class3, _event, 3, SEL_CLASS_OCCUP_ID)
745#define CMN_EVENT_HNF_SNT(_model, _name, _event) \
746 _CMN_EVENT_HNF(_model, _name##_all, _event, 0, SEL_CBUSY_SNTHROTTLE_SEL), \
747 _CMN_EVENT_HNF(_model, _name##_group0_read, _event, 1, SEL_CBUSY_SNTHROTTLE_SEL), \
748 _CMN_EVENT_HNF(_model, _name##_group0_write, _event, 2, SEL_CBUSY_SNTHROTTLE_SEL), \
749 _CMN_EVENT_HNF(_model, _name##_group1_read, _event, 3, SEL_CBUSY_SNTHROTTLE_SEL), \
750 _CMN_EVENT_HNF(_model, _name##_group1_write, _event, 4, SEL_CBUSY_SNTHROTTLE_SEL), \
751 _CMN_EVENT_HNF(_model, _name##_read, _event, 5, SEL_CBUSY_SNTHROTTLE_SEL), \
752 _CMN_EVENT_HNF(_model, _name##_write, _event, 6, SEL_CBUSY_SNTHROTTLE_SEL)
753
754#define _CMN_EVENT_XP(_name, _event) \
755 __CMN_EVENT_XP(e_##_name, (_event) | (0 << 2)), \
756 __CMN_EVENT_XP(w_##_name, (_event) | (1 << 2)), \
757 __CMN_EVENT_XP(n_##_name, (_event) | (2 << 2)), \
758 __CMN_EVENT_XP(s_##_name, (_event) | (3 << 2)), \
759 __CMN_EVENT_XP(p0_##_name, (_event) | (4 << 2)), \
760 __CMN_EVENT_XP(p1_##_name, (_event) | (5 << 2)), \
761 __CMN_EVENT_XP(p2_##_name, (_event) | (6 << 2)), \
762 __CMN_EVENT_XP(p3_##_name, (_event) | (7 << 2))
763
764/* Good thing there are only 3 fundamental XP events... */
765#define CMN_EVENT_XP(_name, _event) \
766 _CMN_EVENT_XP(req_##_name, (_event) | (0 << 5)), \
767 _CMN_EVENT_XP(rsp_##_name, (_event) | (1 << 5)), \
768 _CMN_EVENT_XP(snp_##_name, (_event) | (2 << 5)), \
769 _CMN_EVENT_XP(dat_##_name, (_event) | (3 << 5)), \
770 _CMN_EVENT_XP(pub_##_name, (_event) | (4 << 5)), \
771 _CMN_EVENT_XP(rsp2_##_name, (_event) | (5 << 5)), \
772 _CMN_EVENT_XP(dat2_##_name, (_event) | (6 << 5)), \
773 _CMN_EVENT_XP(snp2_##_name, (_event) | (7 << 5)), \
774 _CMN_EVENT_XP(req2_##_name, (_event) | (8 << 5))
775
776
777static struct attribute *arm_cmn_event_attrs[] = {
778 CMN_EVENT_DTC(cycles),
779
780 /*
781 * DVM node events conflict with HN-I events in the equivalent PMU
782 * slot, but our lazy short-cut of using the DTM counter index for
783 * the PMU index as well happens to avoid that by construction.
784 */
785 CMN_EVENT_DVM(CMN600, rxreq_dvmop, 0x01),
786 CMN_EVENT_DVM(CMN600, rxreq_dvmsync, 0x02),
787 CMN_EVENT_DVM(CMN600, rxreq_dvmop_vmid_filtered, 0x03),
788 CMN_EVENT_DVM(CMN600, rxreq_retried, 0x04),
789 CMN_EVENT_DVM_OCC(CMN600, rxreq_trk_occupancy, 0x05),
790 CMN_EVENT_DVM(NOT_CMN600, dvmop_tlbi, 0x01),
791 CMN_EVENT_DVM(NOT_CMN600, dvmop_bpi, 0x02),
792 CMN_EVENT_DVM(NOT_CMN600, dvmop_pici, 0x03),
793 CMN_EVENT_DVM(NOT_CMN600, dvmop_vici, 0x04),
794 CMN_EVENT_DVM(NOT_CMN600, dvmsync, 0x05),
795 CMN_EVENT_DVM(NOT_CMN600, vmid_filtered, 0x06),
796 CMN_EVENT_DVM(NOT_CMN600, rndop_filtered, 0x07),
797 CMN_EVENT_DVM(NOT_CMN600, retry, 0x08),
798 CMN_EVENT_DVM(NOT_CMN600, txsnp_flitv, 0x09),
799 CMN_EVENT_DVM(NOT_CMN600, txsnp_stall, 0x0a),
800 CMN_EVENT_DVM(NOT_CMN600, trkfull, 0x0b),
801 CMN_EVENT_DVM_OCC(NOT_CMN600, trk_occupancy, 0x0c),
802 CMN_EVENT_DVM_OCC(CMN700, trk_occupancy_cxha, 0x0d),
803 CMN_EVENT_DVM_OCC(CMN700, trk_occupancy_pdn, 0x0e),
804 CMN_EVENT_DVM(CMN700, trk_alloc, 0x0f),
805 CMN_EVENT_DVM(CMN700, trk_cxha_alloc, 0x10),
806 CMN_EVENT_DVM(CMN700, trk_pdn_alloc, 0x11),
807 CMN_EVENT_DVM(CMN700, txsnp_stall_limit, 0x12),
808 CMN_EVENT_DVM(CMN700, rxsnp_stall_starv, 0x13),
809 CMN_EVENT_DVM(CMN700, txsnp_sync_stall_op, 0x14),
810
811 CMN_EVENT_HNF(CMN_ANY, cache_miss, 0x01),
812 CMN_EVENT_HNF(CMN_ANY, slc_sf_cache_access, 0x02),
813 CMN_EVENT_HNF(CMN_ANY, cache_fill, 0x03),
814 CMN_EVENT_HNF(CMN_ANY, pocq_retry, 0x04),
815 CMN_EVENT_HNF(CMN_ANY, pocq_reqs_recvd, 0x05),
816 CMN_EVENT_HNF(CMN_ANY, sf_hit, 0x06),
817 CMN_EVENT_HNF(CMN_ANY, sf_evictions, 0x07),
818 CMN_EVENT_HNF(CMN_ANY, dir_snoops_sent, 0x08),
819 CMN_EVENT_HNF(CMN_ANY, brd_snoops_sent, 0x09),
820 CMN_EVENT_HNF(CMN_ANY, slc_eviction, 0x0a),
821 CMN_EVENT_HNF(CMN_ANY, slc_fill_invalid_way, 0x0b),
822 CMN_EVENT_HNF(CMN_ANY, mc_retries, 0x0c),
823 CMN_EVENT_HNF(CMN_ANY, mc_reqs, 0x0d),
824 CMN_EVENT_HNF(CMN_ANY, qos_hh_retry, 0x0e),
825 _CMN_EVENT_HNF(CMN_ANY, qos_pocq_occupancy_all, 0x0f, 0, SEL_OCCUP1ID),
826 _CMN_EVENT_HNF(CMN_ANY, qos_pocq_occupancy_read, 0x0f, 1, SEL_OCCUP1ID),
827 _CMN_EVENT_HNF(CMN_ANY, qos_pocq_occupancy_write, 0x0f, 2, SEL_OCCUP1ID),
828 _CMN_EVENT_HNF(CMN_ANY, qos_pocq_occupancy_atomic, 0x0f, 3, SEL_OCCUP1ID),
829 _CMN_EVENT_HNF(CMN_ANY, qos_pocq_occupancy_stash, 0x0f, 4, SEL_OCCUP1ID),
830 CMN_EVENT_HNF(CMN_ANY, pocq_addrhaz, 0x10),
831 CMN_EVENT_HNF(CMN_ANY, pocq_atomic_addrhaz, 0x11),
832 CMN_EVENT_HNF(CMN_ANY, ld_st_swp_adq_full, 0x12),
833 CMN_EVENT_HNF(CMN_ANY, cmp_adq_full, 0x13),
834 CMN_EVENT_HNF(CMN_ANY, txdat_stall, 0x14),
835 CMN_EVENT_HNF(CMN_ANY, txrsp_stall, 0x15),
836 CMN_EVENT_HNF(CMN_ANY, seq_full, 0x16),
837 CMN_EVENT_HNF(CMN_ANY, seq_hit, 0x17),
838 CMN_EVENT_HNF(CMN_ANY, snp_sent, 0x18),
839 CMN_EVENT_HNF(CMN_ANY, sfbi_dir_snp_sent, 0x19),
840 CMN_EVENT_HNF(CMN_ANY, sfbi_brd_snp_sent, 0x1a),
841 CMN_EVENT_HNF(CMN_ANY, snp_sent_untrk, 0x1b),
842 CMN_EVENT_HNF(CMN_ANY, intv_dirty, 0x1c),
843 CMN_EVENT_HNF(CMN_ANY, stash_snp_sent, 0x1d),
844 CMN_EVENT_HNF(CMN_ANY, stash_data_pull, 0x1e),
845 CMN_EVENT_HNF(CMN_ANY, snp_fwded, 0x1f),
846 CMN_EVENT_HNF(NOT_CMN600, atomic_fwd, 0x20),
847 CMN_EVENT_HNF(NOT_CMN600, mpam_hardlim, 0x21),
848 CMN_EVENT_HNF(NOT_CMN600, mpam_softlim, 0x22),
849 CMN_EVENT_HNF(CMN_650ON, snp_sent_cluster, 0x23),
850 CMN_EVENT_HNF(CMN_650ON, sf_imprecise_evict, 0x24),
851 CMN_EVENT_HNF(CMN_650ON, sf_evict_shared_line, 0x25),
852 CMN_EVENT_HNF_CLS(CMN700, pocq_class_occup, 0x26),
853 CMN_EVENT_HNF_CLS(CMN700, pocq_class_retry, 0x27),
854 CMN_EVENT_HNF_CLS(CMN700, class_mc_reqs, 0x28),
855 CMN_EVENT_HNF_CLS(CMN700, class_cgnt_cmin, 0x29),
856 CMN_EVENT_HNF_SNT(CMN700, sn_throttle, 0x2a),
857 CMN_EVENT_HNF_SNT(CMN700, sn_throttle_min, 0x2b),
858 CMN_EVENT_HNF(CMN700, sf_precise_to_imprecise, 0x2c),
859 CMN_EVENT_HNF(CMN700, snp_intv_cln, 0x2d),
860 CMN_EVENT_HNF(CMN700, nc_excl, 0x2e),
861 CMN_EVENT_HNF(CMN700, excl_mon_ovfl, 0x2f),
862
863 CMN_EVENT_HNI(rrt_rd_occ_cnt_ovfl, 0x20),
864 CMN_EVENT_HNI(rrt_wr_occ_cnt_ovfl, 0x21),
865 CMN_EVENT_HNI(rdt_rd_occ_cnt_ovfl, 0x22),
866 CMN_EVENT_HNI(rdt_wr_occ_cnt_ovfl, 0x23),
867 CMN_EVENT_HNI(wdb_occ_cnt_ovfl, 0x24),
868 CMN_EVENT_HNI(rrt_rd_alloc, 0x25),
869 CMN_EVENT_HNI(rrt_wr_alloc, 0x26),
870 CMN_EVENT_HNI(rdt_rd_alloc, 0x27),
871 CMN_EVENT_HNI(rdt_wr_alloc, 0x28),
872 CMN_EVENT_HNI(wdb_alloc, 0x29),
873 CMN_EVENT_HNI(txrsp_retryack, 0x2a),
874 CMN_EVENT_HNI(arvalid_no_arready, 0x2b),
875 CMN_EVENT_HNI(arready_no_arvalid, 0x2c),
876 CMN_EVENT_HNI(awvalid_no_awready, 0x2d),
877 CMN_EVENT_HNI(awready_no_awvalid, 0x2e),
878 CMN_EVENT_HNI(wvalid_no_wready, 0x2f),
879 CMN_EVENT_HNI(txdat_stall, 0x30),
880 CMN_EVENT_HNI(nonpcie_serialization, 0x31),
881 CMN_EVENT_HNI(pcie_serialization, 0x32),
882
883 /*
884 * HN-P events squat on top of the HN-I similarly to DVM events, except
885 * for being crammed into the same physical node as well. And of course
886 * where would the fun be if the same events were in the same order...
887 */
888 CMN_EVENT_HNP(rrt_wr_occ_cnt_ovfl, 0x01),
889 CMN_EVENT_HNP(rdt_wr_occ_cnt_ovfl, 0x02),
890 CMN_EVENT_HNP(wdb_occ_cnt_ovfl, 0x03),
891 CMN_EVENT_HNP(rrt_wr_alloc, 0x04),
892 CMN_EVENT_HNP(rdt_wr_alloc, 0x05),
893 CMN_EVENT_HNP(wdb_alloc, 0x06),
894 CMN_EVENT_HNP(awvalid_no_awready, 0x07),
895 CMN_EVENT_HNP(awready_no_awvalid, 0x08),
896 CMN_EVENT_HNP(wvalid_no_wready, 0x09),
897 CMN_EVENT_HNP(rrt_rd_occ_cnt_ovfl, 0x11),
898 CMN_EVENT_HNP(rdt_rd_occ_cnt_ovfl, 0x12),
899 CMN_EVENT_HNP(rrt_rd_alloc, 0x13),
900 CMN_EVENT_HNP(rdt_rd_alloc, 0x14),
901 CMN_EVENT_HNP(arvalid_no_arready, 0x15),
902 CMN_EVENT_HNP(arready_no_arvalid, 0x16),
903
904 CMN_EVENT_XP(txflit_valid, 0x01),
905 CMN_EVENT_XP(txflit_stall, 0x02),
906 CMN_EVENT_XP(partial_dat_flit, 0x03),
907 /* We treat watchpoints as a special made-up class of XP events */
908 CMN_EVENT_ATTR(CMN_ANY, watchpoint_up, CMN_TYPE_WP, CMN_WP_UP),
909 CMN_EVENT_ATTR(CMN_ANY, watchpoint_down, CMN_TYPE_WP, CMN_WP_DOWN),
910
911 CMN_EVENT_SBSX(CMN_ANY, rd_req, 0x01),
912 CMN_EVENT_SBSX(CMN_ANY, wr_req, 0x02),
913 CMN_EVENT_SBSX(CMN_ANY, cmo_req, 0x03),
914 CMN_EVENT_SBSX(CMN_ANY, txrsp_retryack, 0x04),
915 CMN_EVENT_SBSX(CMN_ANY, txdat_flitv, 0x05),
916 CMN_EVENT_SBSX(CMN_ANY, txrsp_flitv, 0x06),
917 CMN_EVENT_SBSX(CMN_ANY, rd_req_trkr_occ_cnt_ovfl, 0x11),
918 CMN_EVENT_SBSX(CMN_ANY, wr_req_trkr_occ_cnt_ovfl, 0x12),
919 CMN_EVENT_SBSX(CMN_ANY, cmo_req_trkr_occ_cnt_ovfl, 0x13),
920 CMN_EVENT_SBSX(CMN_ANY, wdb_occ_cnt_ovfl, 0x14),
921 CMN_EVENT_SBSX(CMN_ANY, rd_axi_trkr_occ_cnt_ovfl, 0x15),
922 CMN_EVENT_SBSX(CMN_ANY, cmo_axi_trkr_occ_cnt_ovfl, 0x16),
923 CMN_EVENT_SBSX(NOT_CMN600, rdb_occ_cnt_ovfl, 0x17),
924 CMN_EVENT_SBSX(CMN_ANY, arvalid_no_arready, 0x21),
925 CMN_EVENT_SBSX(CMN_ANY, awvalid_no_awready, 0x22),
926 CMN_EVENT_SBSX(CMN_ANY, wvalid_no_wready, 0x23),
927 CMN_EVENT_SBSX(CMN_ANY, txdat_stall, 0x24),
928 CMN_EVENT_SBSX(CMN_ANY, txrsp_stall, 0x25),
929
930 CMN_EVENT_RNID(CMN_ANY, s0_rdata_beats, 0x01),
931 CMN_EVENT_RNID(CMN_ANY, s1_rdata_beats, 0x02),
932 CMN_EVENT_RNID(CMN_ANY, s2_rdata_beats, 0x03),
933 CMN_EVENT_RNID(CMN_ANY, rxdat_flits, 0x04),
934 CMN_EVENT_RNID(CMN_ANY, txdat_flits, 0x05),
935 CMN_EVENT_RNID(CMN_ANY, txreq_flits_total, 0x06),
936 CMN_EVENT_RNID(CMN_ANY, txreq_flits_retried, 0x07),
937 CMN_EVENT_RNID(CMN_ANY, rrt_occ_ovfl, 0x08),
938 CMN_EVENT_RNID(CMN_ANY, wrt_occ_ovfl, 0x09),
939 CMN_EVENT_RNID(CMN_ANY, txreq_flits_replayed, 0x0a),
940 CMN_EVENT_RNID(CMN_ANY, wrcancel_sent, 0x0b),
941 CMN_EVENT_RNID(CMN_ANY, s0_wdata_beats, 0x0c),
942 CMN_EVENT_RNID(CMN_ANY, s1_wdata_beats, 0x0d),
943 CMN_EVENT_RNID(CMN_ANY, s2_wdata_beats, 0x0e),
944 CMN_EVENT_RNID(CMN_ANY, rrt_alloc, 0x0f),
945 CMN_EVENT_RNID(CMN_ANY, wrt_alloc, 0x10),
946 CMN_EVENT_RNID(CMN600, rdb_unord, 0x11),
947 CMN_EVENT_RNID(CMN600, rdb_replay, 0x12),
948 CMN_EVENT_RNID(CMN600, rdb_hybrid, 0x13),
949 CMN_EVENT_RNID(CMN600, rdb_ord, 0x14),
950 CMN_EVENT_RNID(NOT_CMN600, padb_occ_ovfl, 0x11),
951 CMN_EVENT_RNID(NOT_CMN600, rpdb_occ_ovfl, 0x12),
952 CMN_EVENT_RNID(NOT_CMN600, rrt_occup_ovfl_slice1, 0x13),
953 CMN_EVENT_RNID(NOT_CMN600, rrt_occup_ovfl_slice2, 0x14),
954 CMN_EVENT_RNID(NOT_CMN600, rrt_occup_ovfl_slice3, 0x15),
955 CMN_EVENT_RNID(NOT_CMN600, wrt_throttled, 0x16),
956 CMN_EVENT_RNID(CMN700, ldb_full, 0x17),
957 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice0, 0x18),
958 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice1, 0x19),
959 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice2, 0x1a),
960 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice3, 0x1b),
961 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice0, 0x1c),
962 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice1, 0x1d),
963 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice2, 0x1e),
964 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice3, 0x1f),
965 CMN_EVENT_RNID(CMN700, rrt_burst_alloc, 0x20),
966 CMN_EVENT_RNID(CMN700, awid_hash, 0x21),
967 CMN_EVENT_RNID(CMN700, atomic_alloc, 0x22),
968 CMN_EVENT_RNID(CMN700, atomic_occ_ovfl, 0x23),
969
970 CMN_EVENT_MTSX(tc_lookup, 0x01),
971 CMN_EVENT_MTSX(tc_fill, 0x02),
972 CMN_EVENT_MTSX(tc_miss, 0x03),
973 CMN_EVENT_MTSX(tdb_forward, 0x04),
974 CMN_EVENT_MTSX(tcq_hazard, 0x05),
975 CMN_EVENT_MTSX(tcq_rd_alloc, 0x06),
976 CMN_EVENT_MTSX(tcq_wr_alloc, 0x07),
977 CMN_EVENT_MTSX(tcq_cmo_alloc, 0x08),
978 CMN_EVENT_MTSX(axi_rd_req, 0x09),
979 CMN_EVENT_MTSX(axi_wr_req, 0x0a),
980 CMN_EVENT_MTSX(tcq_occ_cnt_ovfl, 0x0b),
981 CMN_EVENT_MTSX(tdb_occ_cnt_ovfl, 0x0c),
982
983 CMN_EVENT_CXRA(CMN_ANY, rht_occ, 0x01),
984 CMN_EVENT_CXRA(CMN_ANY, sht_occ, 0x02),
985 CMN_EVENT_CXRA(CMN_ANY, rdb_occ, 0x03),
986 CMN_EVENT_CXRA(CMN_ANY, wdb_occ, 0x04),
987 CMN_EVENT_CXRA(CMN_ANY, ssb_occ, 0x05),
988 CMN_EVENT_CXRA(CMN_ANY, snp_bcasts, 0x06),
989 CMN_EVENT_CXRA(CMN_ANY, req_chains, 0x07),
990 CMN_EVENT_CXRA(CMN_ANY, req_chain_avglen, 0x08),
991 CMN_EVENT_CXRA(CMN_ANY, chirsp_stalls, 0x09),
992 CMN_EVENT_CXRA(CMN_ANY, chidat_stalls, 0x0a),
993 CMN_EVENT_CXRA(CMN_ANY, cxreq_pcrd_stalls_link0, 0x0b),
994 CMN_EVENT_CXRA(CMN_ANY, cxreq_pcrd_stalls_link1, 0x0c),
995 CMN_EVENT_CXRA(CMN_ANY, cxreq_pcrd_stalls_link2, 0x0d),
996 CMN_EVENT_CXRA(CMN_ANY, cxdat_pcrd_stalls_link0, 0x0e),
997 CMN_EVENT_CXRA(CMN_ANY, cxdat_pcrd_stalls_link1, 0x0f),
998 CMN_EVENT_CXRA(CMN_ANY, cxdat_pcrd_stalls_link2, 0x10),
999 CMN_EVENT_CXRA(CMN_ANY, external_chirsp_stalls, 0x11),
1000 CMN_EVENT_CXRA(CMN_ANY, external_chidat_stalls, 0x12),
1001 CMN_EVENT_CXRA(NOT_CMN600, cxmisc_pcrd_stalls_link0, 0x13),
1002 CMN_EVENT_CXRA(NOT_CMN600, cxmisc_pcrd_stalls_link1, 0x14),
1003 CMN_EVENT_CXRA(NOT_CMN600, cxmisc_pcrd_stalls_link2, 0x15),
1004
1005 CMN_EVENT_CXHA(rddatbyp, 0x21),
1006 CMN_EVENT_CXHA(chirsp_up_stall, 0x22),
1007 CMN_EVENT_CXHA(chidat_up_stall, 0x23),
1008 CMN_EVENT_CXHA(snppcrd_link0_stall, 0x24),
1009 CMN_EVENT_CXHA(snppcrd_link1_stall, 0x25),
1010 CMN_EVENT_CXHA(snppcrd_link2_stall, 0x26),
1011 CMN_EVENT_CXHA(reqtrk_occ, 0x27),
1012 CMN_EVENT_CXHA(rdb_occ, 0x28),
1013 CMN_EVENT_CXHA(rdbyp_occ, 0x29),
1014 CMN_EVENT_CXHA(wdb_occ, 0x2a),
1015 CMN_EVENT_CXHA(snptrk_occ, 0x2b),
1016 CMN_EVENT_CXHA(sdb_occ, 0x2c),
1017 CMN_EVENT_CXHA(snphaz_occ, 0x2d),
1018
1019 CMN_EVENT_CCRA(rht_occ, 0x41),
1020 CMN_EVENT_CCRA(sht_occ, 0x42),
1021 CMN_EVENT_CCRA(rdb_occ, 0x43),
1022 CMN_EVENT_CCRA(wdb_occ, 0x44),
1023 CMN_EVENT_CCRA(ssb_occ, 0x45),
1024 CMN_EVENT_CCRA(snp_bcasts, 0x46),
1025 CMN_EVENT_CCRA(req_chains, 0x47),
1026 CMN_EVENT_CCRA(req_chain_avglen, 0x48),
1027 CMN_EVENT_CCRA(chirsp_stalls, 0x49),
1028 CMN_EVENT_CCRA(chidat_stalls, 0x4a),
1029 CMN_EVENT_CCRA(cxreq_pcrd_stalls_link0, 0x4b),
1030 CMN_EVENT_CCRA(cxreq_pcrd_stalls_link1, 0x4c),
1031 CMN_EVENT_CCRA(cxreq_pcrd_stalls_link2, 0x4d),
1032 CMN_EVENT_CCRA(cxdat_pcrd_stalls_link0, 0x4e),
1033 CMN_EVENT_CCRA(cxdat_pcrd_stalls_link1, 0x4f),
1034 CMN_EVENT_CCRA(cxdat_pcrd_stalls_link2, 0x50),
1035 CMN_EVENT_CCRA(external_chirsp_stalls, 0x51),
1036 CMN_EVENT_CCRA(external_chidat_stalls, 0x52),
1037 CMN_EVENT_CCRA(cxmisc_pcrd_stalls_link0, 0x53),
1038 CMN_EVENT_CCRA(cxmisc_pcrd_stalls_link1, 0x54),
1039 CMN_EVENT_CCRA(cxmisc_pcrd_stalls_link2, 0x55),
1040 CMN_EVENT_CCRA(rht_alloc, 0x56),
1041 CMN_EVENT_CCRA(sht_alloc, 0x57),
1042 CMN_EVENT_CCRA(rdb_alloc, 0x58),
1043 CMN_EVENT_CCRA(wdb_alloc, 0x59),
1044 CMN_EVENT_CCRA(ssb_alloc, 0x5a),
1045
1046 CMN_EVENT_CCHA(rddatbyp, 0x61),
1047 CMN_EVENT_CCHA(chirsp_up_stall, 0x62),
1048 CMN_EVENT_CCHA(chidat_up_stall, 0x63),
1049 CMN_EVENT_CCHA(snppcrd_link0_stall, 0x64),
1050 CMN_EVENT_CCHA(snppcrd_link1_stall, 0x65),
1051 CMN_EVENT_CCHA(snppcrd_link2_stall, 0x66),
1052 CMN_EVENT_CCHA(reqtrk_occ, 0x67),
1053 CMN_EVENT_CCHA(rdb_occ, 0x68),
1054 CMN_EVENT_CCHA(rdbyp_occ, 0x69),
1055 CMN_EVENT_CCHA(wdb_occ, 0x6a),
1056 CMN_EVENT_CCHA(snptrk_occ, 0x6b),
1057 CMN_EVENT_CCHA(sdb_occ, 0x6c),
1058 CMN_EVENT_CCHA(snphaz_occ, 0x6d),
1059 CMN_EVENT_CCHA(reqtrk_alloc, 0x6e),
1060 CMN_EVENT_CCHA(rdb_alloc, 0x6f),
1061 CMN_EVENT_CCHA(rdbyp_alloc, 0x70),
1062 CMN_EVENT_CCHA(wdb_alloc, 0x71),
1063 CMN_EVENT_CCHA(snptrk_alloc, 0x72),
1064 CMN_EVENT_CCHA(sdb_alloc, 0x73),
1065 CMN_EVENT_CCHA(snphaz_alloc, 0x74),
1066 CMN_EVENT_CCHA(pb_rhu_req_occ, 0x75),
1067 CMN_EVENT_CCHA(pb_rhu_req_alloc, 0x76),
1068 CMN_EVENT_CCHA(pb_rhu_pcie_req_occ, 0x77),
1069 CMN_EVENT_CCHA(pb_rhu_pcie_req_alloc, 0x78),
1070 CMN_EVENT_CCHA(pb_pcie_wr_req_occ, 0x79),
1071 CMN_EVENT_CCHA(pb_pcie_wr_req_alloc, 0x7a),
1072 CMN_EVENT_CCHA(pb_pcie_reg_req_occ, 0x7b),
1073 CMN_EVENT_CCHA(pb_pcie_reg_req_alloc, 0x7c),
1074 CMN_EVENT_CCHA(pb_pcie_rsvd_req_occ, 0x7d),
1075 CMN_EVENT_CCHA(pb_pcie_rsvd_req_alloc, 0x7e),
1076 CMN_EVENT_CCHA(pb_rhu_dat_occ, 0x7f),
1077 CMN_EVENT_CCHA(pb_rhu_dat_alloc, 0x80),
1078 CMN_EVENT_CCHA(pb_rhu_pcie_dat_occ, 0x81),
1079 CMN_EVENT_CCHA(pb_rhu_pcie_dat_alloc, 0x82),
1080 CMN_EVENT_CCHA(pb_pcie_wr_dat_occ, 0x83),
1081 CMN_EVENT_CCHA(pb_pcie_wr_dat_alloc, 0x84),
1082
1083 CMN_EVENT_CCLA(rx_cxs, 0x21),
1084 CMN_EVENT_CCLA(tx_cxs, 0x22),
1085 CMN_EVENT_CCLA(rx_cxs_avg_size, 0x23),
1086 CMN_EVENT_CCLA(tx_cxs_avg_size, 0x24),
1087 CMN_EVENT_CCLA(tx_cxs_lcrd_backpressure, 0x25),
1088 CMN_EVENT_CCLA(link_crdbuf_occ, 0x26),
1089 CMN_EVENT_CCLA(link_crdbuf_alloc, 0x27),
1090 CMN_EVENT_CCLA(pfwd_rcvr_cxs, 0x28),
1091 CMN_EVENT_CCLA(pfwd_sndr_num_flits, 0x29),
1092 CMN_EVENT_CCLA(pfwd_sndr_stalls_static_crd, 0x2a),
1093 CMN_EVENT_CCLA(pfwd_sndr_stalls_dynmaic_crd, 0x2b),
1094
1095 NULL
1096};
1097
1098static const struct attribute_group arm_cmn_event_attrs_group = {
1099 .name = "events",
1100 .attrs = arm_cmn_event_attrs,
1101 .is_visible = arm_cmn_event_attr_is_visible,
1102};
1103
1104static ssize_t arm_cmn_format_show(struct device *dev,
1105 struct device_attribute *attr, char *buf)
1106{
1107 struct arm_cmn_format_attr *fmt = container_of(attr, typeof(*fmt), attr);
1108 int lo = __ffs(fmt->field), hi = __fls(fmt->field);
1109
1110 if (lo == hi)
1111 return sysfs_emit(buf, "config:%d\n", lo);
1112
1113 if (!fmt->config)
1114 return sysfs_emit(buf, "config:%d-%d\n", lo, hi);
1115
1116 return sysfs_emit(buf, "config%d:%d-%d\n", fmt->config, lo, hi);
1117}
1118
1119#define _CMN_FORMAT_ATTR(_name, _cfg, _fld) \
1120 (&((struct arm_cmn_format_attr[]) {{ \
1121 .attr = __ATTR(_name, 0444, arm_cmn_format_show, NULL), \
1122 .config = _cfg, \
1123 .field = _fld, \
1124 }})[0].attr.attr)
1125#define CMN_FORMAT_ATTR(_name, _fld) _CMN_FORMAT_ATTR(_name, 0, _fld)
1126
1127static struct attribute *arm_cmn_format_attrs[] = {
1128 CMN_FORMAT_ATTR(type, CMN_CONFIG_TYPE),
1129 CMN_FORMAT_ATTR(eventid, CMN_CONFIG_EVENTID),
1130 CMN_FORMAT_ATTR(occupid, CMN_CONFIG_OCCUPID),
1131 CMN_FORMAT_ATTR(bynodeid, CMN_CONFIG_BYNODEID),
1132 CMN_FORMAT_ATTR(nodeid, CMN_CONFIG_NODEID),
1133
1134 CMN_FORMAT_ATTR(wp_dev_sel, CMN_CONFIG_WP_DEV_SEL),
1135 CMN_FORMAT_ATTR(wp_chn_sel, CMN_CONFIG_WP_CHN_SEL),
1136 CMN_FORMAT_ATTR(wp_grp, CMN_CONFIG_WP_GRP),
1137 CMN_FORMAT_ATTR(wp_exclusive, CMN_CONFIG_WP_EXCLUSIVE),
1138 CMN_FORMAT_ATTR(wp_combine, CMN_CONFIG_WP_COMBINE),
1139
1140 _CMN_FORMAT_ATTR(wp_val, 1, CMN_CONFIG1_WP_VAL),
1141 _CMN_FORMAT_ATTR(wp_mask, 2, CMN_CONFIG2_WP_MASK),
1142
1143 NULL
1144};
1145
1146static const struct attribute_group arm_cmn_format_attrs_group = {
1147 .name = "format",
1148 .attrs = arm_cmn_format_attrs,
1149};
1150
1151static ssize_t arm_cmn_cpumask_show(struct device *dev,
1152 struct device_attribute *attr, char *buf)
1153{
1154 struct arm_cmn *cmn = to_cmn(dev_get_drvdata(dev));
1155
1156 return cpumap_print_to_pagebuf(true, buf, cpumask_of(cmn->cpu));
1157}
1158
1159static struct device_attribute arm_cmn_cpumask_attr =
1160 __ATTR(cpumask, 0444, arm_cmn_cpumask_show, NULL);
1161
1162static struct attribute *arm_cmn_cpumask_attrs[] = {
1163 &arm_cmn_cpumask_attr.attr,
1164 NULL,
1165};
1166
1167static const struct attribute_group arm_cmn_cpumask_attr_group = {
1168 .attrs = arm_cmn_cpumask_attrs,
1169};
1170
1171static const struct attribute_group *arm_cmn_attr_groups[] = {
1172 &arm_cmn_event_attrs_group,
1173 &arm_cmn_format_attrs_group,
1174 &arm_cmn_cpumask_attr_group,
1175 NULL
1176};
1177
1178static int arm_cmn_wp_idx(struct perf_event *event)
1179{
1180 return CMN_EVENT_EVENTID(event) + CMN_EVENT_WP_GRP(event);
1181}
1182
1183static u32 arm_cmn_wp_config(struct perf_event *event)
1184{
1185 u32 config;
1186 u32 dev = CMN_EVENT_WP_DEV_SEL(event);
1187 u32 chn = CMN_EVENT_WP_CHN_SEL(event);
1188 u32 grp = CMN_EVENT_WP_GRP(event);
1189 u32 exc = CMN_EVENT_WP_EXCLUSIVE(event);
1190 u32 combine = CMN_EVENT_WP_COMBINE(event);
1191 bool is_cmn600 = to_cmn(event->pmu)->model == CMN600;
1192
1193 config = FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_DEV_SEL, dev) |
1194 FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_CHN_SEL, chn) |
1195 FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_GRP, grp) |
1196 FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_DEV_SEL2, dev >> 1);
1197 if (exc)
1198 config |= is_cmn600 ? CMN600_WPn_CONFIG_WP_EXCLUSIVE :
1199 CMN_DTM_WPn_CONFIG_WP_EXCLUSIVE;
1200 if (combine && !grp)
1201 config |= is_cmn600 ? CMN600_WPn_CONFIG_WP_COMBINE :
1202 CMN_DTM_WPn_CONFIG_WP_COMBINE;
1203 return config;
1204}
1205
1206static void arm_cmn_set_state(struct arm_cmn *cmn, u32 state)
1207{
1208 if (!cmn->state)
1209 writel_relaxed(0, cmn->dtc[0].base + CMN_DT_PMCR);
1210 cmn->state |= state;
1211}
1212
1213static void arm_cmn_clear_state(struct arm_cmn *cmn, u32 state)
1214{
1215 cmn->state &= ~state;
1216 if (!cmn->state)
1217 writel_relaxed(CMN_DT_PMCR_PMU_EN | CMN_DT_PMCR_OVFL_INTR_EN,
1218 cmn->dtc[0].base + CMN_DT_PMCR);
1219}
1220
1221static void arm_cmn_pmu_enable(struct pmu *pmu)
1222{
1223 arm_cmn_clear_state(to_cmn(pmu), CMN_STATE_DISABLED);
1224}
1225
1226static void arm_cmn_pmu_disable(struct pmu *pmu)
1227{
1228 arm_cmn_set_state(to_cmn(pmu), CMN_STATE_DISABLED);
1229}
1230
1231static u64 arm_cmn_read_dtm(struct arm_cmn *cmn, struct arm_cmn_hw_event *hw,
1232 bool snapshot)
1233{
1234 struct arm_cmn_dtm *dtm = NULL;
1235 struct arm_cmn_node *dn;
1236 unsigned int i, offset, dtm_idx;
1237 u64 reg, count = 0;
1238
1239 offset = snapshot ? CMN_DTM_PMEVCNTSR : CMN_DTM_PMEVCNT;
1240 for_each_hw_dn(hw, dn, i) {
1241 if (dtm != &cmn->dtms[dn->dtm]) {
1242 dtm = &cmn->dtms[dn->dtm] + hw->dtm_offset;
1243 reg = readq_relaxed(dtm->base + offset);
1244 }
1245 dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1246 count += (u16)(reg >> (dtm_idx * 16));
1247 }
1248 return count;
1249}
1250
1251static u64 arm_cmn_read_cc(struct arm_cmn_dtc *dtc)
1252{
1253 u64 val = readq_relaxed(dtc->base + CMN_DT_PMCCNTR);
1254
1255 writeq_relaxed(CMN_CC_INIT, dtc->base + CMN_DT_PMCCNTR);
1256 return (val - CMN_CC_INIT) & ((CMN_CC_INIT << 1) - 1);
1257}
1258
1259static u32 arm_cmn_read_counter(struct arm_cmn_dtc *dtc, int idx)
1260{
1261 u32 val, pmevcnt = CMN_DT_PMEVCNT(idx);
1262
1263 val = readl_relaxed(dtc->base + pmevcnt);
1264 writel_relaxed(CMN_COUNTER_INIT, dtc->base + pmevcnt);
1265 return val - CMN_COUNTER_INIT;
1266}
1267
1268static void arm_cmn_init_counter(struct perf_event *event)
1269{
1270 struct arm_cmn *cmn = to_cmn(event->pmu);
1271 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1272 unsigned int i, pmevcnt = CMN_DT_PMEVCNT(hw->dtc_idx);
1273 u64 count;
1274
1275 for (i = 0; hw->dtcs_used & (1U << i); i++) {
1276 writel_relaxed(CMN_COUNTER_INIT, cmn->dtc[i].base + pmevcnt);
1277 cmn->dtc[i].counters[hw->dtc_idx] = event;
1278 }
1279
1280 count = arm_cmn_read_dtm(cmn, hw, false);
1281 local64_set(&event->hw.prev_count, count);
1282}
1283
1284static void arm_cmn_event_read(struct perf_event *event)
1285{
1286 struct arm_cmn *cmn = to_cmn(event->pmu);
1287 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1288 u64 delta, new, prev;
1289 unsigned long flags;
1290 unsigned int i;
1291
1292 if (hw->dtc_idx == CMN_DT_NUM_COUNTERS) {
1293 i = __ffs(hw->dtcs_used);
1294 delta = arm_cmn_read_cc(cmn->dtc + i);
1295 local64_add(delta, &event->count);
1296 return;
1297 }
1298 new = arm_cmn_read_dtm(cmn, hw, false);
1299 prev = local64_xchg(&event->hw.prev_count, new);
1300
1301 delta = new - prev;
1302
1303 local_irq_save(flags);
1304 for (i = 0; hw->dtcs_used & (1U << i); i++) {
1305 new = arm_cmn_read_counter(cmn->dtc + i, hw->dtc_idx);
1306 delta += new << 16;
1307 }
1308 local_irq_restore(flags);
1309 local64_add(delta, &event->count);
1310}
1311
1312static int arm_cmn_set_event_sel_hi(struct arm_cmn_node *dn,
1313 enum cmn_filter_select fsel, u8 occupid)
1314{
1315 u64 reg;
1316
1317 if (fsel == SEL_NONE)
1318 return 0;
1319
1320 if (!dn->occupid[fsel].count) {
1321 dn->occupid[fsel].val = occupid;
1322 reg = FIELD_PREP(CMN__PMU_CBUSY_SNTHROTTLE_SEL,
1323 dn->occupid[SEL_CBUSY_SNTHROTTLE_SEL].val) |
1324 FIELD_PREP(CMN__PMU_CLASS_OCCUP_ID,
1325 dn->occupid[SEL_CLASS_OCCUP_ID].val) |
1326 FIELD_PREP(CMN__PMU_OCCUP1_ID,
1327 dn->occupid[SEL_OCCUP1ID].val);
1328 writel_relaxed(reg >> 32, dn->pmu_base + CMN_PMU_EVENT_SEL + 4);
1329 } else if (dn->occupid[fsel].val != occupid) {
1330 return -EBUSY;
1331 }
1332 dn->occupid[fsel].count++;
1333 return 0;
1334}
1335
1336static void arm_cmn_set_event_sel_lo(struct arm_cmn_node *dn, int dtm_idx,
1337 int eventid, bool wide_sel)
1338{
1339 if (wide_sel) {
1340 dn->event_w[dtm_idx] = eventid;
1341 writeq_relaxed(le64_to_cpu(dn->event_sel_w), dn->pmu_base + CMN_PMU_EVENT_SEL);
1342 } else {
1343 dn->event[dtm_idx] = eventid;
1344 writel_relaxed(le32_to_cpu(dn->event_sel), dn->pmu_base + CMN_PMU_EVENT_SEL);
1345 }
1346}
1347
1348static void arm_cmn_event_start(struct perf_event *event, int flags)
1349{
1350 struct arm_cmn *cmn = to_cmn(event->pmu);
1351 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1352 struct arm_cmn_node *dn;
1353 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1354 int i;
1355
1356 if (type == CMN_TYPE_DTC) {
1357 i = __ffs(hw->dtcs_used);
1358 writeq_relaxed(CMN_CC_INIT, cmn->dtc[i].base + CMN_DT_PMCCNTR);
1359 cmn->dtc[i].cc_active = true;
1360 } else if (type == CMN_TYPE_WP) {
1361 int wp_idx = arm_cmn_wp_idx(event);
1362 u64 val = CMN_EVENT_WP_VAL(event);
1363 u64 mask = CMN_EVENT_WP_MASK(event);
1364
1365 for_each_hw_dn(hw, dn, i) {
1366 void __iomem *base = dn->pmu_base + CMN_DTM_OFFSET(hw->dtm_offset);
1367
1368 writeq_relaxed(val, base + CMN_DTM_WPn_VAL(wp_idx));
1369 writeq_relaxed(mask, base + CMN_DTM_WPn_MASK(wp_idx));
1370 }
1371 } else for_each_hw_dn(hw, dn, i) {
1372 int dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1373
1374 arm_cmn_set_event_sel_lo(dn, dtm_idx, CMN_EVENT_EVENTID(event),
1375 hw->wide_sel);
1376 }
1377}
1378
1379static void arm_cmn_event_stop(struct perf_event *event, int flags)
1380{
1381 struct arm_cmn *cmn = to_cmn(event->pmu);
1382 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1383 struct arm_cmn_node *dn;
1384 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1385 int i;
1386
1387 if (type == CMN_TYPE_DTC) {
1388 i = __ffs(hw->dtcs_used);
1389 cmn->dtc[i].cc_active = false;
1390 } else if (type == CMN_TYPE_WP) {
1391 int wp_idx = arm_cmn_wp_idx(event);
1392
1393 for_each_hw_dn(hw, dn, i) {
1394 void __iomem *base = dn->pmu_base + CMN_DTM_OFFSET(hw->dtm_offset);
1395
1396 writeq_relaxed(0, base + CMN_DTM_WPn_MASK(wp_idx));
1397 writeq_relaxed(~0ULL, base + CMN_DTM_WPn_VAL(wp_idx));
1398 }
1399 } else for_each_hw_dn(hw, dn, i) {
1400 int dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1401
1402 arm_cmn_set_event_sel_lo(dn, dtm_idx, 0, hw->wide_sel);
1403 }
1404
1405 arm_cmn_event_read(event);
1406}
1407
1408struct arm_cmn_val {
1409 u8 dtm_count[CMN_MAX_DTMS];
1410 u8 occupid[CMN_MAX_DTMS][SEL_MAX];
1411 u8 wp[CMN_MAX_DTMS][4];
1412 int dtc_count;
1413 bool cycles;
1414};
1415
1416static void arm_cmn_val_add_event(struct arm_cmn *cmn, struct arm_cmn_val *val,
1417 struct perf_event *event)
1418{
1419 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1420 struct arm_cmn_node *dn;
1421 enum cmn_node_type type;
1422 int i;
1423
1424 if (is_software_event(event))
1425 return;
1426
1427 type = CMN_EVENT_TYPE(event);
1428 if (type == CMN_TYPE_DTC) {
1429 val->cycles = true;
1430 return;
1431 }
1432
1433 val->dtc_count++;
1434
1435 for_each_hw_dn(hw, dn, i) {
1436 int wp_idx, dtm = dn->dtm, sel = hw->filter_sel;
1437
1438 val->dtm_count[dtm]++;
1439
1440 if (sel > SEL_NONE)
1441 val->occupid[dtm][sel] = CMN_EVENT_OCCUPID(event) + 1;
1442
1443 if (type != CMN_TYPE_WP)
1444 continue;
1445
1446 wp_idx = arm_cmn_wp_idx(event);
1447 val->wp[dtm][wp_idx] = CMN_EVENT_WP_COMBINE(event) + 1;
1448 }
1449}
1450
1451static int arm_cmn_validate_group(struct arm_cmn *cmn, struct perf_event *event)
1452{
1453 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1454 struct arm_cmn_node *dn;
1455 struct perf_event *sibling, *leader = event->group_leader;
1456 enum cmn_node_type type;
1457 struct arm_cmn_val *val;
1458 int i, ret = -EINVAL;
1459
1460 if (leader == event)
1461 return 0;
1462
1463 if (event->pmu != leader->pmu && !is_software_event(leader))
1464 return -EINVAL;
1465
1466 val = kzalloc(sizeof(*val), GFP_KERNEL);
1467 if (!val)
1468 return -ENOMEM;
1469
1470 arm_cmn_val_add_event(cmn, val, leader);
1471 for_each_sibling_event(sibling, leader)
1472 arm_cmn_val_add_event(cmn, val, sibling);
1473
1474 type = CMN_EVENT_TYPE(event);
1475 if (type == CMN_TYPE_DTC) {
1476 ret = val->cycles ? -EINVAL : 0;
1477 goto done;
1478 }
1479
1480 if (val->dtc_count == CMN_DT_NUM_COUNTERS)
1481 goto done;
1482
1483 for_each_hw_dn(hw, dn, i) {
1484 int wp_idx, wp_cmb, dtm = dn->dtm, sel = hw->filter_sel;
1485
1486 if (val->dtm_count[dtm] == CMN_DTM_NUM_COUNTERS)
1487 goto done;
1488
1489 if (sel > SEL_NONE && val->occupid[dtm][sel] &&
1490 val->occupid[dtm][sel] != CMN_EVENT_OCCUPID(event) + 1)
1491 goto done;
1492
1493 if (type != CMN_TYPE_WP)
1494 continue;
1495
1496 wp_idx = arm_cmn_wp_idx(event);
1497 if (val->wp[dtm][wp_idx])
1498 goto done;
1499
1500 wp_cmb = val->wp[dtm][wp_idx ^ 1];
1501 if (wp_cmb && wp_cmb != CMN_EVENT_WP_COMBINE(event) + 1)
1502 goto done;
1503 }
1504
1505 ret = 0;
1506done:
1507 kfree(val);
1508 return ret;
1509}
1510
1511static enum cmn_filter_select arm_cmn_filter_sel(enum cmn_model model,
1512 enum cmn_node_type type,
1513 unsigned int eventid)
1514{
1515 struct arm_cmn_event_attr *e;
1516 int i;
1517
1518 for (i = 0; i < ARRAY_SIZE(arm_cmn_event_attrs) - 1; i++) {
1519 e = container_of(arm_cmn_event_attrs[i], typeof(*e), attr.attr);
1520 if (e->model & model && e->type == type && e->eventid == eventid)
1521 return e->fsel;
1522 }
1523 return SEL_NONE;
1524}
1525
1526
1527static int arm_cmn_event_init(struct perf_event *event)
1528{
1529 struct arm_cmn *cmn = to_cmn(event->pmu);
1530 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1531 struct arm_cmn_node *dn;
1532 enum cmn_node_type type;
1533 bool bynodeid;
1534 u16 nodeid, eventid;
1535
1536 if (event->attr.type != event->pmu->type)
1537 return -ENOENT;
1538
1539 if (is_sampling_event(event) || event->attach_state & PERF_ATTACH_TASK)
1540 return -EINVAL;
1541
1542 event->cpu = cmn->cpu;
1543 if (event->cpu < 0)
1544 return -EINVAL;
1545
1546 type = CMN_EVENT_TYPE(event);
1547 /* DTC events (i.e. cycles) already have everything they need */
1548 if (type == CMN_TYPE_DTC)
1549 return 0;
1550
1551 eventid = CMN_EVENT_EVENTID(event);
1552 /* For watchpoints we need the actual XP node here */
1553 if (type == CMN_TYPE_WP) {
1554 type = CMN_TYPE_XP;
1555 /* ...and we need a "real" direction */
1556 if (eventid != CMN_WP_UP && eventid != CMN_WP_DOWN)
1557 return -EINVAL;
1558 /* ...but the DTM may depend on which port we're watching */
1559 if (cmn->multi_dtm)
1560 hw->dtm_offset = CMN_EVENT_WP_DEV_SEL(event) / 2;
1561 } else if (type == CMN_TYPE_XP && cmn->model == CMN700) {
1562 hw->wide_sel = true;
1563 }
1564
1565 /* This is sufficiently annoying to recalculate, so cache it */
1566 hw->filter_sel = arm_cmn_filter_sel(cmn->model, type, eventid);
1567
1568 bynodeid = CMN_EVENT_BYNODEID(event);
1569 nodeid = CMN_EVENT_NODEID(event);
1570
1571 hw->dn = arm_cmn_node(cmn, type);
1572 if (!hw->dn)
1573 return -EINVAL;
1574 for (dn = hw->dn; dn->type == type; dn++) {
1575 if (bynodeid && dn->id != nodeid) {
1576 hw->dn++;
1577 continue;
1578 }
1579 hw->num_dns++;
1580 if (bynodeid)
1581 break;
1582 }
1583
1584 if (!hw->num_dns) {
1585 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, nodeid);
1586
1587 dev_dbg(cmn->dev, "invalid node 0x%x (%d,%d,%d,%d) type 0x%x\n",
1588 nodeid, nid.x, nid.y, nid.port, nid.dev, type);
1589 return -EINVAL;
1590 }
1591 /*
1592 * Keep assuming non-cycles events count in all DTC domains; turns out
1593 * it's hard to make a worthwhile optimisation around this, short of
1594 * going all-in with domain-local counter allocation as well.
1595 */
1596 hw->dtcs_used = (1U << cmn->num_dtcs) - 1;
1597
1598 return arm_cmn_validate_group(cmn, event);
1599}
1600
1601static void arm_cmn_event_clear(struct arm_cmn *cmn, struct perf_event *event,
1602 int i)
1603{
1604 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1605 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1606
1607 while (i--) {
1608 struct arm_cmn_dtm *dtm = &cmn->dtms[hw->dn[i].dtm] + hw->dtm_offset;
1609 unsigned int dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1610
1611 if (type == CMN_TYPE_WP)
1612 dtm->wp_event[arm_cmn_wp_idx(event)] = -1;
1613
1614 if (hw->filter_sel > SEL_NONE)
1615 hw->dn[i].occupid[hw->filter_sel].count--;
1616
1617 dtm->pmu_config_low &= ~CMN__PMEVCNT_PAIRED(dtm_idx);
1618 writel_relaxed(dtm->pmu_config_low, dtm->base + CMN_DTM_PMU_CONFIG);
1619 }
1620 memset(hw->dtm_idx, 0, sizeof(hw->dtm_idx));
1621
1622 for (i = 0; hw->dtcs_used & (1U << i); i++)
1623 cmn->dtc[i].counters[hw->dtc_idx] = NULL;
1624}
1625
1626static int arm_cmn_event_add(struct perf_event *event, int flags)
1627{
1628 struct arm_cmn *cmn = to_cmn(event->pmu);
1629 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1630 struct arm_cmn_dtc *dtc = &cmn->dtc[0];
1631 struct arm_cmn_node *dn;
1632 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1633 unsigned int i, dtc_idx, input_sel;
1634
1635 if (type == CMN_TYPE_DTC) {
1636 i = 0;
1637 while (cmn->dtc[i].cycles)
1638 if (++i == cmn->num_dtcs)
1639 return -ENOSPC;
1640
1641 cmn->dtc[i].cycles = event;
1642 hw->dtc_idx = CMN_DT_NUM_COUNTERS;
1643 hw->dtcs_used = 1U << i;
1644
1645 if (flags & PERF_EF_START)
1646 arm_cmn_event_start(event, 0);
1647 return 0;
1648 }
1649
1650 /* Grab a free global counter first... */
1651 dtc_idx = 0;
1652 while (dtc->counters[dtc_idx])
1653 if (++dtc_idx == CMN_DT_NUM_COUNTERS)
1654 return -ENOSPC;
1655
1656 hw->dtc_idx = dtc_idx;
1657
1658 /* ...then the local counters to feed it. */
1659 for_each_hw_dn(hw, dn, i) {
1660 struct arm_cmn_dtm *dtm = &cmn->dtms[dn->dtm] + hw->dtm_offset;
1661 unsigned int dtm_idx, shift;
1662 u64 reg;
1663
1664 dtm_idx = 0;
1665 while (dtm->pmu_config_low & CMN__PMEVCNT_PAIRED(dtm_idx))
1666 if (++dtm_idx == CMN_DTM_NUM_COUNTERS)
1667 goto free_dtms;
1668
1669 if (type == CMN_TYPE_XP) {
1670 input_sel = CMN__PMEVCNT0_INPUT_SEL_XP + dtm_idx;
1671 } else if (type == CMN_TYPE_WP) {
1672 int tmp, wp_idx = arm_cmn_wp_idx(event);
1673 u32 cfg = arm_cmn_wp_config(event);
1674
1675 if (dtm->wp_event[wp_idx] >= 0)
1676 goto free_dtms;
1677
1678 tmp = dtm->wp_event[wp_idx ^ 1];
1679 if (tmp >= 0 && CMN_EVENT_WP_COMBINE(event) !=
1680 CMN_EVENT_WP_COMBINE(dtc->counters[tmp]))
1681 goto free_dtms;
1682
1683 input_sel = CMN__PMEVCNT0_INPUT_SEL_WP + wp_idx;
1684 dtm->wp_event[wp_idx] = dtc_idx;
1685 writel_relaxed(cfg, dtm->base + CMN_DTM_WPn_CONFIG(wp_idx));
1686 } else {
1687 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, dn->id);
1688
1689 if (cmn->multi_dtm)
1690 nid.port %= 2;
1691
1692 input_sel = CMN__PMEVCNT0_INPUT_SEL_DEV + dtm_idx +
1693 (nid.port << 4) + (nid.dev << 2);
1694
1695 if (arm_cmn_set_event_sel_hi(dn, hw->filter_sel, CMN_EVENT_OCCUPID(event)))
1696 goto free_dtms;
1697 }
1698
1699 arm_cmn_set_index(hw->dtm_idx, i, dtm_idx);
1700
1701 dtm->input_sel[dtm_idx] = input_sel;
1702 shift = CMN__PMEVCNTn_GLOBAL_NUM_SHIFT(dtm_idx);
1703 dtm->pmu_config_low &= ~(CMN__PMEVCNT0_GLOBAL_NUM << shift);
1704 dtm->pmu_config_low |= FIELD_PREP(CMN__PMEVCNT0_GLOBAL_NUM, dtc_idx) << shift;
1705 dtm->pmu_config_low |= CMN__PMEVCNT_PAIRED(dtm_idx);
1706 reg = (u64)le32_to_cpu(dtm->pmu_config_high) << 32 | dtm->pmu_config_low;
1707 writeq_relaxed(reg, dtm->base + CMN_DTM_PMU_CONFIG);
1708 }
1709
1710 /* Go go go! */
1711 arm_cmn_init_counter(event);
1712
1713 if (flags & PERF_EF_START)
1714 arm_cmn_event_start(event, 0);
1715
1716 return 0;
1717
1718free_dtms:
1719 arm_cmn_event_clear(cmn, event, i);
1720 return -ENOSPC;
1721}
1722
1723static void arm_cmn_event_del(struct perf_event *event, int flags)
1724{
1725 struct arm_cmn *cmn = to_cmn(event->pmu);
1726 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1727 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1728
1729 arm_cmn_event_stop(event, PERF_EF_UPDATE);
1730
1731 if (type == CMN_TYPE_DTC)
1732 cmn->dtc[__ffs(hw->dtcs_used)].cycles = NULL;
1733 else
1734 arm_cmn_event_clear(cmn, event, hw->num_dns);
1735}
1736
1737/*
1738 * We stop the PMU for both add and read, to avoid skew across DTM counters.
1739 * In theory we could use snapshots to read without stopping, but then it
1740 * becomes a lot trickier to deal with overlow and racing against interrupts,
1741 * plus it seems they don't work properly on some hardware anyway :(
1742 */
1743static void arm_cmn_start_txn(struct pmu *pmu, unsigned int flags)
1744{
1745 arm_cmn_set_state(to_cmn(pmu), CMN_STATE_TXN);
1746}
1747
1748static void arm_cmn_end_txn(struct pmu *pmu)
1749{
1750 arm_cmn_clear_state(to_cmn(pmu), CMN_STATE_TXN);
1751}
1752
1753static int arm_cmn_commit_txn(struct pmu *pmu)
1754{
1755 arm_cmn_end_txn(pmu);
1756 return 0;
1757}
1758
1759static void arm_cmn_migrate(struct arm_cmn *cmn, unsigned int cpu)
1760{
1761 unsigned int i;
1762
1763 perf_pmu_migrate_context(&cmn->pmu, cmn->cpu, cpu);
1764 for (i = 0; i < cmn->num_dtcs; i++)
1765 irq_set_affinity(cmn->dtc[i].irq, cpumask_of(cpu));
1766 cmn->cpu = cpu;
1767}
1768
1769static int arm_cmn_pmu_online_cpu(unsigned int cpu, struct hlist_node *cpuhp_node)
1770{
1771 struct arm_cmn *cmn;
1772 int node;
1773
1774 cmn = hlist_entry_safe(cpuhp_node, struct arm_cmn, cpuhp_node);
1775 node = dev_to_node(cmn->dev);
1776 if (node != NUMA_NO_NODE && cpu_to_node(cmn->cpu) != node && cpu_to_node(cpu) == node)
1777 arm_cmn_migrate(cmn, cpu);
1778 return 0;
1779}
1780
1781static int arm_cmn_pmu_offline_cpu(unsigned int cpu, struct hlist_node *cpuhp_node)
1782{
1783 struct arm_cmn *cmn;
1784 unsigned int target;
1785 int node;
1786 cpumask_t mask;
1787
1788 cmn = hlist_entry_safe(cpuhp_node, struct arm_cmn, cpuhp_node);
1789 if (cpu != cmn->cpu)
1790 return 0;
1791
1792 node = dev_to_node(cmn->dev);
1793 if (cpumask_and(&mask, cpumask_of_node(node), cpu_online_mask) &&
1794 cpumask_andnot(&mask, &mask, cpumask_of(cpu)))
1795 target = cpumask_any(&mask);
1796 else
1797 target = cpumask_any_but(cpu_online_mask, cpu);
1798 if (target < nr_cpu_ids)
1799 arm_cmn_migrate(cmn, target);
1800 return 0;
1801}
1802
1803static irqreturn_t arm_cmn_handle_irq(int irq, void *dev_id)
1804{
1805 struct arm_cmn_dtc *dtc = dev_id;
1806 irqreturn_t ret = IRQ_NONE;
1807
1808 for (;;) {
1809 u32 status = readl_relaxed(dtc->base + CMN_DT_PMOVSR);
1810 u64 delta;
1811 int i;
1812
1813 for (i = 0; i < CMN_DTM_NUM_COUNTERS; i++) {
1814 if (status & (1U << i)) {
1815 ret = IRQ_HANDLED;
1816 if (WARN_ON(!dtc->counters[i]))
1817 continue;
1818 delta = (u64)arm_cmn_read_counter(dtc, i) << 16;
1819 local64_add(delta, &dtc->counters[i]->count);
1820 }
1821 }
1822
1823 if (status & (1U << CMN_DT_NUM_COUNTERS)) {
1824 ret = IRQ_HANDLED;
1825 if (dtc->cc_active && !WARN_ON(!dtc->cycles)) {
1826 delta = arm_cmn_read_cc(dtc);
1827 local64_add(delta, &dtc->cycles->count);
1828 }
1829 }
1830
1831 writel_relaxed(status, dtc->base + CMN_DT_PMOVSR_CLR);
1832
1833 if (!dtc->irq_friend)
1834 return ret;
1835 dtc += dtc->irq_friend;
1836 }
1837}
1838
1839/* We can reasonably accommodate DTCs of the same CMN sharing IRQs */
1840static int arm_cmn_init_irqs(struct arm_cmn *cmn)
1841{
1842 int i, j, irq, err;
1843
1844 for (i = 0; i < cmn->num_dtcs; i++) {
1845 irq = cmn->dtc[i].irq;
1846 for (j = i; j--; ) {
1847 if (cmn->dtc[j].irq == irq) {
1848 cmn->dtc[j].irq_friend = i - j;
1849 goto next;
1850 }
1851 }
1852 err = devm_request_irq(cmn->dev, irq, arm_cmn_handle_irq,
1853 IRQF_NOBALANCING | IRQF_NO_THREAD,
1854 dev_name(cmn->dev), &cmn->dtc[i]);
1855 if (err)
1856 return err;
1857
1858 err = irq_set_affinity(irq, cpumask_of(cmn->cpu));
1859 if (err)
1860 return err;
1861 next:
1862 ; /* isn't C great? */
1863 }
1864 return 0;
1865}
1866
1867static void arm_cmn_init_dtm(struct arm_cmn_dtm *dtm, struct arm_cmn_node *xp, int idx)
1868{
1869 int i;
1870
1871 dtm->base = xp->pmu_base + CMN_DTM_OFFSET(idx);
1872 dtm->pmu_config_low = CMN_DTM_PMU_CONFIG_PMU_EN;
1873 for (i = 0; i < 4; i++) {
1874 dtm->wp_event[i] = -1;
1875 writeq_relaxed(0, dtm->base + CMN_DTM_WPn_MASK(i));
1876 writeq_relaxed(~0ULL, dtm->base + CMN_DTM_WPn_VAL(i));
1877 }
1878}
1879
1880static int arm_cmn_init_dtc(struct arm_cmn *cmn, struct arm_cmn_node *dn, int idx)
1881{
1882 struct arm_cmn_dtc *dtc = cmn->dtc + idx;
1883
1884 dtc->base = dn->pmu_base - CMN_PMU_OFFSET;
1885 dtc->irq = platform_get_irq(to_platform_device(cmn->dev), idx);
1886 if (dtc->irq < 0)
1887 return dtc->irq;
1888
1889 writel_relaxed(0, dtc->base + CMN_DT_PMCR);
1890 writel_relaxed(0x1ff, dtc->base + CMN_DT_PMOVSR_CLR);
1891 writel_relaxed(CMN_DT_PMCR_OVFL_INTR_EN, dtc->base + CMN_DT_PMCR);
1892
1893 return 0;
1894}
1895
1896static int arm_cmn_node_cmp(const void *a, const void *b)
1897{
1898 const struct arm_cmn_node *dna = a, *dnb = b;
1899 int cmp;
1900
1901 cmp = dna->type - dnb->type;
1902 if (!cmp)
1903 cmp = dna->logid - dnb->logid;
1904 return cmp;
1905}
1906
1907static int arm_cmn_init_dtcs(struct arm_cmn *cmn)
1908{
1909 struct arm_cmn_node *dn, *xp;
1910 int dtc_idx = 0;
1911 u8 dtcs_present = (1 << cmn->num_dtcs) - 1;
1912
1913 cmn->dtc = devm_kcalloc(cmn->dev, cmn->num_dtcs, sizeof(cmn->dtc[0]), GFP_KERNEL);
1914 if (!cmn->dtc)
1915 return -ENOMEM;
1916
1917 sort(cmn->dns, cmn->num_dns, sizeof(cmn->dns[0]), arm_cmn_node_cmp, NULL);
1918
1919 cmn->xps = arm_cmn_node(cmn, CMN_TYPE_XP);
1920
1921 for (dn = cmn->dns; dn->type; dn++) {
1922 if (dn->type == CMN_TYPE_XP) {
1923 dn->dtc &= dtcs_present;
1924 continue;
1925 }
1926
1927 xp = arm_cmn_node_to_xp(cmn, dn);
1928 dn->dtm = xp->dtm;
1929 if (cmn->multi_dtm)
1930 dn->dtm += arm_cmn_nid(cmn, dn->id).port / 2;
1931
1932 if (dn->type == CMN_TYPE_DTC) {
1933 int err;
1934 /* We do at least know that a DTC's XP must be in that DTC's domain */
1935 if (xp->dtc == 0xf)
1936 xp->dtc = 1 << dtc_idx;
1937 err = arm_cmn_init_dtc(cmn, dn, dtc_idx++);
1938 if (err)
1939 return err;
1940 }
1941
1942 /* To the PMU, RN-Ds don't add anything over RN-Is, so smoosh them together */
1943 if (dn->type == CMN_TYPE_RND)
1944 dn->type = CMN_TYPE_RNI;
1945
1946 /* We split the RN-I off already, so let the CCLA part match CCLA events */
1947 if (dn->type == CMN_TYPE_CCLA_RNI)
1948 dn->type = CMN_TYPE_CCLA;
1949 }
1950
1951 writel_relaxed(CMN_DT_DTC_CTL_DT_EN, cmn->dtc[0].base + CMN_DT_DTC_CTL);
1952
1953 return 0;
1954}
1955
1956static void arm_cmn_init_node_info(struct arm_cmn *cmn, u32 offset, struct arm_cmn_node *node)
1957{
1958 int level;
1959 u64 reg = readq_relaxed(cmn->base + offset + CMN_NODE_INFO);
1960
1961 node->type = FIELD_GET(CMN_NI_NODE_TYPE, reg);
1962 node->id = FIELD_GET(CMN_NI_NODE_ID, reg);
1963 node->logid = FIELD_GET(CMN_NI_LOGICAL_ID, reg);
1964
1965 node->pmu_base = cmn->base + offset + CMN_PMU_OFFSET;
1966
1967 if (node->type == CMN_TYPE_CFG)
1968 level = 0;
1969 else if (node->type == CMN_TYPE_XP)
1970 level = 1;
1971 else
1972 level = 2;
1973
1974 dev_dbg(cmn->dev, "node%*c%#06hx%*ctype:%-#6x id:%-4hd off:%#x\n",
1975 (level * 2) + 1, ' ', node->id, 5 - (level * 2), ' ',
1976 node->type, node->logid, offset);
1977}
1978
1979static enum cmn_node_type arm_cmn_subtype(enum cmn_node_type type)
1980{
1981 switch (type) {
1982 case CMN_TYPE_HNP:
1983 return CMN_TYPE_HNI;
1984 case CMN_TYPE_CCLA_RNI:
1985 return CMN_TYPE_RNI;
1986 default:
1987 return CMN_TYPE_INVALID;
1988 }
1989}
1990
1991static int arm_cmn_discover(struct arm_cmn *cmn, unsigned int rgn_offset)
1992{
1993 void __iomem *cfg_region;
1994 struct arm_cmn_node cfg, *dn;
1995 struct arm_cmn_dtm *dtm;
1996 u16 child_count, child_poff;
1997 u32 xp_offset[CMN_MAX_XPS];
1998 u64 reg;
1999 int i, j;
2000 size_t sz;
2001
2002 arm_cmn_init_node_info(cmn, rgn_offset, &cfg);
2003 if (cfg.type != CMN_TYPE_CFG)
2004 return -ENODEV;
2005
2006 cfg_region = cmn->base + rgn_offset;
2007 reg = readl_relaxed(cfg_region + CMN_CFGM_PERIPH_ID_2);
2008 cmn->rev = FIELD_GET(CMN_CFGM_PID2_REVISION, reg);
2009
2010 reg = readq_relaxed(cfg_region + CMN_CFGM_INFO_GLOBAL);
2011 cmn->multi_dtm = reg & CMN_INFO_MULTIPLE_DTM_EN;
2012 cmn->rsp_vc_num = FIELD_GET(CMN_INFO_RSP_VC_NUM, reg);
2013 cmn->dat_vc_num = FIELD_GET(CMN_INFO_DAT_VC_NUM, reg);
2014
2015 reg = readq_relaxed(cfg_region + CMN_CFGM_INFO_GLOBAL_1);
2016 cmn->snp_vc_num = FIELD_GET(CMN_INFO_SNP_VC_NUM, reg);
2017 cmn->req_vc_num = FIELD_GET(CMN_INFO_REQ_VC_NUM, reg);
2018
2019 reg = readq_relaxed(cfg_region + CMN_CHILD_INFO);
2020 child_count = FIELD_GET(CMN_CI_CHILD_COUNT, reg);
2021 child_poff = FIELD_GET(CMN_CI_CHILD_PTR_OFFSET, reg);
2022
2023 cmn->num_xps = child_count;
2024 cmn->num_dns = cmn->num_xps;
2025
2026 /* Pass 1: visit the XPs, enumerate their children */
2027 for (i = 0; i < cmn->num_xps; i++) {
2028 reg = readq_relaxed(cfg_region + child_poff + i * 8);
2029 xp_offset[i] = reg & CMN_CHILD_NODE_ADDR;
2030
2031 reg = readq_relaxed(cmn->base + xp_offset[i] + CMN_CHILD_INFO);
2032 cmn->num_dns += FIELD_GET(CMN_CI_CHILD_COUNT, reg);
2033 }
2034
2035 /*
2036 * Some nodes effectively have two separate types, which we'll handle
2037 * by creating one of each internally. For a (very) safe initial upper
2038 * bound, account for double the number of non-XP nodes.
2039 */
2040 dn = devm_kcalloc(cmn->dev, cmn->num_dns * 2 - cmn->num_xps,
2041 sizeof(*dn), GFP_KERNEL);
2042 if (!dn)
2043 return -ENOMEM;
2044
2045 /* Initial safe upper bound on DTMs for any possible mesh layout */
2046 i = cmn->num_xps;
2047 if (cmn->multi_dtm)
2048 i += cmn->num_xps + 1;
2049 dtm = devm_kcalloc(cmn->dev, i, sizeof(*dtm), GFP_KERNEL);
2050 if (!dtm)
2051 return -ENOMEM;
2052
2053 /* Pass 2: now we can actually populate the nodes */
2054 cmn->dns = dn;
2055 cmn->dtms = dtm;
2056 for (i = 0; i < cmn->num_xps; i++) {
2057 void __iomem *xp_region = cmn->base + xp_offset[i];
2058 struct arm_cmn_node *xp = dn++;
2059 unsigned int xp_ports = 0;
2060
2061 arm_cmn_init_node_info(cmn, xp_offset[i], xp);
2062 /*
2063 * Thanks to the order in which XP logical IDs seem to be
2064 * assigned, we can handily infer the mesh X dimension by
2065 * looking out for the XP at (0,1) without needing to know
2066 * the exact node ID format, which we can later derive.
2067 */
2068 if (xp->id == (1 << 3))
2069 cmn->mesh_x = xp->logid;
2070
2071 if (cmn->model == CMN600)
2072 xp->dtc = 0xf;
2073 else
2074 xp->dtc = 1 << readl_relaxed(xp_region + CMN_DTM_UNIT_INFO);
2075
2076 xp->dtm = dtm - cmn->dtms;
2077 arm_cmn_init_dtm(dtm++, xp, 0);
2078 /*
2079 * Keeping track of connected ports will let us filter out
2080 * unnecessary XP events easily. We can also reliably infer the
2081 * "extra device ports" configuration for the node ID format
2082 * from this, since in that case we will see at least one XP
2083 * with port 2 connected, for the HN-D.
2084 */
2085 if (readq_relaxed(xp_region + CMN_MXP__CONNECT_INFO_P0))
2086 xp_ports |= BIT(0);
2087 if (readq_relaxed(xp_region + CMN_MXP__CONNECT_INFO_P1))
2088 xp_ports |= BIT(1);
2089 if (readq_relaxed(xp_region + CMN_MXP__CONNECT_INFO_P2))
2090 xp_ports |= BIT(2);
2091 if (readq_relaxed(xp_region + CMN_MXP__CONNECT_INFO_P3))
2092 xp_ports |= BIT(3);
2093 if (readq_relaxed(xp_region + CMN_MXP__CONNECT_INFO_P4))
2094 xp_ports |= BIT(4);
2095 if (readq_relaxed(xp_region + CMN_MXP__CONNECT_INFO_P5))
2096 xp_ports |= BIT(5);
2097
2098 if (cmn->multi_dtm && (xp_ports & 0xc))
2099 arm_cmn_init_dtm(dtm++, xp, 1);
2100 if (cmn->multi_dtm && (xp_ports & 0x30))
2101 arm_cmn_init_dtm(dtm++, xp, 2);
2102
2103 cmn->ports_used |= xp_ports;
2104
2105 reg = readq_relaxed(xp_region + CMN_CHILD_INFO);
2106 child_count = FIELD_GET(CMN_CI_CHILD_COUNT, reg);
2107 child_poff = FIELD_GET(CMN_CI_CHILD_PTR_OFFSET, reg);
2108
2109 for (j = 0; j < child_count; j++) {
2110 reg = readq_relaxed(xp_region + child_poff + j * 8);
2111 /*
2112 * Don't even try to touch anything external, since in general
2113 * we haven't a clue how to power up arbitrary CHI requesters.
2114 * As of CMN-600r1 these could only be RN-SAMs or CXLAs,
2115 * neither of which have any PMU events anyway.
2116 * (Actually, CXLAs do seem to have grown some events in r1p2,
2117 * but they don't go to regular XP DTMs, and they depend on
2118 * secure configuration which we can't easily deal with)
2119 */
2120 if (reg & CMN_CHILD_NODE_EXTERNAL) {
2121 dev_dbg(cmn->dev, "ignoring external node %llx\n", reg);
2122 continue;
2123 }
2124
2125 arm_cmn_init_node_info(cmn, reg & CMN_CHILD_NODE_ADDR, dn);
2126
2127 switch (dn->type) {
2128 case CMN_TYPE_DTC:
2129 cmn->num_dtcs++;
2130 dn++;
2131 break;
2132 /* These guys have PMU events */
2133 case CMN_TYPE_DVM:
2134 case CMN_TYPE_HNI:
2135 case CMN_TYPE_HNF:
2136 case CMN_TYPE_SBSX:
2137 case CMN_TYPE_RNI:
2138 case CMN_TYPE_RND:
2139 case CMN_TYPE_MTSX:
2140 case CMN_TYPE_CXRA:
2141 case CMN_TYPE_CXHA:
2142 case CMN_TYPE_CCRA:
2143 case CMN_TYPE_CCHA:
2144 case CMN_TYPE_CCLA:
2145 dn++;
2146 break;
2147 /* Nothing to see here */
2148 case CMN_TYPE_MPAM_S:
2149 case CMN_TYPE_MPAM_NS:
2150 case CMN_TYPE_RNSAM:
2151 case CMN_TYPE_CXLA:
2152 break;
2153 /*
2154 * Split "optimised" combination nodes into separate
2155 * types for the different event sets. Offsetting the
2156 * base address lets us handle the second pmu_event_sel
2157 * register via the normal mechanism later.
2158 */
2159 case CMN_TYPE_HNP:
2160 case CMN_TYPE_CCLA_RNI:
2161 dn[1] = dn[0];
2162 dn[0].pmu_base += CMN_HNP_PMU_EVENT_SEL;
2163 dn[1].type = arm_cmn_subtype(dn->type);
2164 dn += 2;
2165 break;
2166 /* Something has gone horribly wrong */
2167 default:
2168 dev_err(cmn->dev, "invalid device node type: 0x%x\n", dn->type);
2169 return -ENODEV;
2170 }
2171 }
2172 }
2173
2174 /* Correct for any nodes we added or skipped */
2175 cmn->num_dns = dn - cmn->dns;
2176
2177 /* Cheeky +1 to help terminate pointer-based iteration later */
2178 sz = (void *)(dn + 1) - (void *)cmn->dns;
2179 dn = devm_krealloc(cmn->dev, cmn->dns, sz, GFP_KERNEL);
2180 if (dn)
2181 cmn->dns = dn;
2182
2183 sz = (void *)dtm - (void *)cmn->dtms;
2184 dtm = devm_krealloc(cmn->dev, cmn->dtms, sz, GFP_KERNEL);
2185 if (dtm)
2186 cmn->dtms = dtm;
2187
2188 /*
2189 * If mesh_x wasn't set during discovery then we never saw
2190 * an XP at (0,1), thus we must have an Nx1 configuration.
2191 */
2192 if (!cmn->mesh_x)
2193 cmn->mesh_x = cmn->num_xps;
2194 cmn->mesh_y = cmn->num_xps / cmn->mesh_x;
2195
2196 /* 1x1 config plays havoc with XP event encodings */
2197 if (cmn->num_xps == 1)
2198 dev_warn(cmn->dev, "1x1 config not fully supported, translate XP events manually\n");
2199
2200 dev_dbg(cmn->dev, "model %d, periph_id_2 revision %d\n", cmn->model, cmn->rev);
2201 reg = cmn->ports_used;
2202 dev_dbg(cmn->dev, "mesh %dx%d, ID width %d, ports %6pbl%s\n",
2203 cmn->mesh_x, cmn->mesh_y, arm_cmn_xyidbits(cmn), ®,
2204 cmn->multi_dtm ? ", multi-DTM" : "");
2205
2206 return 0;
2207}
2208
2209static int arm_cmn600_acpi_probe(struct platform_device *pdev, struct arm_cmn *cmn)
2210{
2211 struct resource *cfg, *root;
2212
2213 cfg = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2214 if (!cfg)
2215 return -EINVAL;
2216
2217 root = platform_get_resource(pdev, IORESOURCE_MEM, 1);
2218 if (!root)
2219 return -EINVAL;
2220
2221 if (!resource_contains(cfg, root))
2222 swap(cfg, root);
2223 /*
2224 * Note that devm_ioremap_resource() is dumb and won't let the platform
2225 * device claim cfg when the ACPI companion device has already claimed
2226 * root within it. But since they *are* already both claimed in the
2227 * appropriate name, we don't really need to do it again here anyway.
2228 */
2229 cmn->base = devm_ioremap(cmn->dev, cfg->start, resource_size(cfg));
2230 if (!cmn->base)
2231 return -ENOMEM;
2232
2233 return root->start - cfg->start;
2234}
2235
2236static int arm_cmn600_of_probe(struct device_node *np)
2237{
2238 u32 rootnode;
2239
2240 return of_property_read_u32(np, "arm,root-node", &rootnode) ?: rootnode;
2241}
2242
2243static int arm_cmn_probe(struct platform_device *pdev)
2244{
2245 struct arm_cmn *cmn;
2246 const char *name;
2247 static atomic_t id;
2248 int err, rootnode, this_id;
2249
2250 cmn = devm_kzalloc(&pdev->dev, sizeof(*cmn), GFP_KERNEL);
2251 if (!cmn)
2252 return -ENOMEM;
2253
2254 cmn->dev = &pdev->dev;
2255 cmn->model = (unsigned long)device_get_match_data(cmn->dev);
2256 platform_set_drvdata(pdev, cmn);
2257
2258 if (cmn->model == CMN600 && has_acpi_companion(cmn->dev)) {
2259 rootnode = arm_cmn600_acpi_probe(pdev, cmn);
2260 } else {
2261 rootnode = 0;
2262 cmn->base = devm_platform_ioremap_resource(pdev, 0);
2263 if (IS_ERR(cmn->base))
2264 return PTR_ERR(cmn->base);
2265 if (cmn->model == CMN600)
2266 rootnode = arm_cmn600_of_probe(pdev->dev.of_node);
2267 }
2268 if (rootnode < 0)
2269 return rootnode;
2270
2271 err = arm_cmn_discover(cmn, rootnode);
2272 if (err)
2273 return err;
2274
2275 err = arm_cmn_init_dtcs(cmn);
2276 if (err)
2277 return err;
2278
2279 err = arm_cmn_init_irqs(cmn);
2280 if (err)
2281 return err;
2282
2283 cmn->cpu = cpumask_local_spread(0, dev_to_node(cmn->dev));
2284 cmn->pmu = (struct pmu) {
2285 .module = THIS_MODULE,
2286 .attr_groups = arm_cmn_attr_groups,
2287 .capabilities = PERF_PMU_CAP_NO_EXCLUDE,
2288 .task_ctx_nr = perf_invalid_context,
2289 .pmu_enable = arm_cmn_pmu_enable,
2290 .pmu_disable = arm_cmn_pmu_disable,
2291 .event_init = arm_cmn_event_init,
2292 .add = arm_cmn_event_add,
2293 .del = arm_cmn_event_del,
2294 .start = arm_cmn_event_start,
2295 .stop = arm_cmn_event_stop,
2296 .read = arm_cmn_event_read,
2297 .start_txn = arm_cmn_start_txn,
2298 .commit_txn = arm_cmn_commit_txn,
2299 .cancel_txn = arm_cmn_end_txn,
2300 };
2301
2302 this_id = atomic_fetch_inc(&id);
2303 name = devm_kasprintf(cmn->dev, GFP_KERNEL, "arm_cmn_%d", this_id);
2304 if (!name)
2305 return -ENOMEM;
2306
2307 err = cpuhp_state_add_instance(arm_cmn_hp_state, &cmn->cpuhp_node);
2308 if (err)
2309 return err;
2310
2311 err = perf_pmu_register(&cmn->pmu, name, -1);
2312 if (err)
2313 cpuhp_state_remove_instance_nocalls(arm_cmn_hp_state, &cmn->cpuhp_node);
2314 else
2315 arm_cmn_debugfs_init(cmn, this_id);
2316
2317 return err;
2318}
2319
2320static int arm_cmn_remove(struct platform_device *pdev)
2321{
2322 struct arm_cmn *cmn = platform_get_drvdata(pdev);
2323
2324 writel_relaxed(0, cmn->dtc[0].base + CMN_DT_DTC_CTL);
2325
2326 perf_pmu_unregister(&cmn->pmu);
2327 cpuhp_state_remove_instance_nocalls(arm_cmn_hp_state, &cmn->cpuhp_node);
2328 debugfs_remove(cmn->debug);
2329 return 0;
2330}
2331
2332#ifdef CONFIG_OF
2333static const struct of_device_id arm_cmn_of_match[] = {
2334 { .compatible = "arm,cmn-600", .data = (void *)CMN600 },
2335 { .compatible = "arm,cmn-650", .data = (void *)CMN650 },
2336 { .compatible = "arm,cmn-700", .data = (void *)CMN700 },
2337 { .compatible = "arm,ci-700", .data = (void *)CI700 },
2338 {}
2339};
2340MODULE_DEVICE_TABLE(of, arm_cmn_of_match);
2341#endif
2342
2343#ifdef CONFIG_ACPI
2344static const struct acpi_device_id arm_cmn_acpi_match[] = {
2345 { "ARMHC600", CMN600 },
2346 { "ARMHC650", CMN650 },
2347 { "ARMHC700", CMN700 },
2348 {}
2349};
2350MODULE_DEVICE_TABLE(acpi, arm_cmn_acpi_match);
2351#endif
2352
2353static struct platform_driver arm_cmn_driver = {
2354 .driver = {
2355 .name = "arm-cmn",
2356 .of_match_table = of_match_ptr(arm_cmn_of_match),
2357 .acpi_match_table = ACPI_PTR(arm_cmn_acpi_match),
2358 },
2359 .probe = arm_cmn_probe,
2360 .remove = arm_cmn_remove,
2361};
2362
2363static int __init arm_cmn_init(void)
2364{
2365 int ret;
2366
2367 ret = cpuhp_setup_state_multi(CPUHP_AP_ONLINE_DYN,
2368 "perf/arm/cmn:online",
2369 arm_cmn_pmu_online_cpu,
2370 arm_cmn_pmu_offline_cpu);
2371 if (ret < 0)
2372 return ret;
2373
2374 arm_cmn_hp_state = ret;
2375 arm_cmn_debugfs = debugfs_create_dir("arm-cmn", NULL);
2376
2377 ret = platform_driver_register(&arm_cmn_driver);
2378 if (ret) {
2379 cpuhp_remove_multi_state(arm_cmn_hp_state);
2380 debugfs_remove(arm_cmn_debugfs);
2381 }
2382 return ret;
2383}
2384
2385static void __exit arm_cmn_exit(void)
2386{
2387 platform_driver_unregister(&arm_cmn_driver);
2388 cpuhp_remove_multi_state(arm_cmn_hp_state);
2389 debugfs_remove(arm_cmn_debugfs);
2390}
2391
2392module_init(arm_cmn_init);
2393module_exit(arm_cmn_exit);
2394
2395MODULE_AUTHOR("Robin Murphy <robin.murphy@arm.com>");
2396MODULE_DESCRIPTION("Arm CMN-600 PMU driver");
2397MODULE_LICENSE("GPL v2");
1// SPDX-License-Identifier: GPL-2.0
2// Copyright (C) 2016-2020 Arm Limited
3// CMN-600 Coherent Mesh Network PMU driver
4
5#include <linux/acpi.h>
6#include <linux/bitfield.h>
7#include <linux/bitops.h>
8#include <linux/debugfs.h>
9#include <linux/interrupt.h>
10#include <linux/io.h>
11#include <linux/io-64-nonatomic-lo-hi.h>
12#include <linux/kernel.h>
13#include <linux/list.h>
14#include <linux/module.h>
15#include <linux/of.h>
16#include <linux/perf_event.h>
17#include <linux/platform_device.h>
18#include <linux/slab.h>
19#include <linux/sort.h>
20
21/* Common register stuff */
22#define CMN_NODE_INFO 0x0000
23#define CMN_NI_NODE_TYPE GENMASK_ULL(15, 0)
24#define CMN_NI_NODE_ID GENMASK_ULL(31, 16)
25#define CMN_NI_LOGICAL_ID GENMASK_ULL(47, 32)
26
27#define CMN_NODEID_DEVID(reg) ((reg) & 3)
28#define CMN_NODEID_EXT_DEVID(reg) ((reg) & 1)
29#define CMN_NODEID_PID(reg) (((reg) >> 2) & 1)
30#define CMN_NODEID_EXT_PID(reg) (((reg) >> 1) & 3)
31#define CMN_NODEID_1x1_PID(reg) (((reg) >> 2) & 7)
32#define CMN_NODEID_X(reg, bits) ((reg) >> (3 + (bits)))
33#define CMN_NODEID_Y(reg, bits) (((reg) >> 3) & ((1U << (bits)) - 1))
34
35#define CMN_CHILD_INFO 0x0080
36#define CMN_CI_CHILD_COUNT GENMASK_ULL(15, 0)
37#define CMN_CI_CHILD_PTR_OFFSET GENMASK_ULL(31, 16)
38
39#define CMN_CHILD_NODE_ADDR GENMASK(29, 0)
40#define CMN_CHILD_NODE_EXTERNAL BIT(31)
41
42#define CMN_MAX_DIMENSION 12
43#define CMN_MAX_XPS (CMN_MAX_DIMENSION * CMN_MAX_DIMENSION)
44#define CMN_MAX_DTMS (CMN_MAX_XPS + (CMN_MAX_DIMENSION - 1) * 4)
45
46/* The CFG node has various info besides the discovery tree */
47#define CMN_CFGM_PERIPH_ID_01 0x0008
48#define CMN_CFGM_PID0_PART_0 GENMASK_ULL(7, 0)
49#define CMN_CFGM_PID1_PART_1 GENMASK_ULL(35, 32)
50#define CMN_CFGM_PERIPH_ID_23 0x0010
51#define CMN_CFGM_PID2_REVISION GENMASK_ULL(7, 4)
52
53#define CMN_CFGM_INFO_GLOBAL 0x900
54#define CMN_INFO_MULTIPLE_DTM_EN BIT_ULL(63)
55#define CMN_INFO_RSP_VC_NUM GENMASK_ULL(53, 52)
56#define CMN_INFO_DAT_VC_NUM GENMASK_ULL(51, 50)
57
58#define CMN_CFGM_INFO_GLOBAL_1 0x908
59#define CMN_INFO_SNP_VC_NUM GENMASK_ULL(3, 2)
60#define CMN_INFO_REQ_VC_NUM GENMASK_ULL(1, 0)
61
62/* XPs also have some local topology info which has uses too */
63#define CMN_MXP__CONNECT_INFO(p) (0x0008 + 8 * (p))
64#define CMN__CONNECT_INFO_DEVICE_TYPE GENMASK_ULL(4, 0)
65
66#define CMN_MAX_PORTS 6
67#define CI700_CONNECT_INFO_P2_5_OFFSET 0x10
68
69/* PMU registers occupy the 3rd 4KB page of each node's region */
70#define CMN_PMU_OFFSET 0x2000
71
72/* For most nodes, this is all there is */
73#define CMN_PMU_EVENT_SEL 0x000
74#define CMN__PMU_CBUSY_SNTHROTTLE_SEL GENMASK_ULL(44, 42)
75#define CMN__PMU_SN_HOME_SEL GENMASK_ULL(40, 39)
76#define CMN__PMU_HBT_LBT_SEL GENMASK_ULL(38, 37)
77#define CMN__PMU_CLASS_OCCUP_ID GENMASK_ULL(36, 35)
78/* Technically this is 4 bits wide on DNs, but we only use 2 there anyway */
79#define CMN__PMU_OCCUP1_ID GENMASK_ULL(34, 32)
80
81/* HN-Ps are weird... */
82#define CMN_HNP_PMU_EVENT_SEL 0x008
83
84/* DTMs live in the PMU space of XP registers */
85#define CMN_DTM_WPn(n) (0x1A0 + (n) * 0x18)
86#define CMN_DTM_WPn_CONFIG(n) (CMN_DTM_WPn(n) + 0x00)
87#define CMN_DTM_WPn_CONFIG_WP_CHN_NUM GENMASK_ULL(20, 19)
88#define CMN_DTM_WPn_CONFIG_WP_DEV_SEL2 GENMASK_ULL(18, 17)
89#define CMN_DTM_WPn_CONFIG_WP_COMBINE BIT(9)
90#define CMN_DTM_WPn_CONFIG_WP_EXCLUSIVE BIT(8)
91#define CMN600_WPn_CONFIG_WP_COMBINE BIT(6)
92#define CMN600_WPn_CONFIG_WP_EXCLUSIVE BIT(5)
93#define CMN_DTM_WPn_CONFIG_WP_GRP GENMASK_ULL(5, 4)
94#define CMN_DTM_WPn_CONFIG_WP_CHN_SEL GENMASK_ULL(3, 1)
95#define CMN_DTM_WPn_CONFIG_WP_DEV_SEL BIT(0)
96#define CMN_DTM_WPn_VAL(n) (CMN_DTM_WPn(n) + 0x08)
97#define CMN_DTM_WPn_MASK(n) (CMN_DTM_WPn(n) + 0x10)
98
99#define CMN_DTM_PMU_CONFIG 0x210
100#define CMN__PMEVCNT0_INPUT_SEL GENMASK_ULL(37, 32)
101#define CMN__PMEVCNT0_INPUT_SEL_WP 0x00
102#define CMN__PMEVCNT0_INPUT_SEL_XP 0x04
103#define CMN__PMEVCNT0_INPUT_SEL_DEV 0x10
104#define CMN__PMEVCNT0_GLOBAL_NUM GENMASK_ULL(18, 16)
105#define CMN__PMEVCNTn_GLOBAL_NUM_SHIFT(n) ((n) * 4)
106#define CMN__PMEVCNT_PAIRED(n) BIT(4 + (n))
107#define CMN__PMEVCNT23_COMBINED BIT(2)
108#define CMN__PMEVCNT01_COMBINED BIT(1)
109#define CMN_DTM_PMU_CONFIG_PMU_EN BIT(0)
110
111#define CMN_DTM_PMEVCNT 0x220
112
113#define CMN_DTM_PMEVCNTSR 0x240
114
115#define CMN650_DTM_UNIT_INFO 0x0910
116#define CMN_DTM_UNIT_INFO 0x0960
117#define CMN_DTM_UNIT_INFO_DTC_DOMAIN GENMASK_ULL(1, 0)
118
119#define CMN_DTM_NUM_COUNTERS 4
120/* Want more local counters? Why not replicate the whole DTM! Ugh... */
121#define CMN_DTM_OFFSET(n) ((n) * 0x200)
122
123/* The DTC node is where the magic happens */
124#define CMN_DT_DTC_CTL 0x0a00
125#define CMN_DT_DTC_CTL_DT_EN BIT(0)
126
127/* DTC counters are paired in 64-bit registers on a 16-byte stride. Yuck */
128#define _CMN_DT_CNT_REG(n) ((((n) / 2) * 4 + (n) % 2) * 4)
129#define CMN_DT_PMEVCNT(n) (CMN_PMU_OFFSET + _CMN_DT_CNT_REG(n))
130#define CMN_DT_PMCCNTR (CMN_PMU_OFFSET + 0x40)
131
132#define CMN_DT_PMEVCNTSR(n) (CMN_PMU_OFFSET + 0x50 + _CMN_DT_CNT_REG(n))
133#define CMN_DT_PMCCNTRSR (CMN_PMU_OFFSET + 0x90)
134
135#define CMN_DT_PMCR (CMN_PMU_OFFSET + 0x100)
136#define CMN_DT_PMCR_PMU_EN BIT(0)
137#define CMN_DT_PMCR_CNTR_RST BIT(5)
138#define CMN_DT_PMCR_OVFL_INTR_EN BIT(6)
139
140#define CMN_DT_PMOVSR (CMN_PMU_OFFSET + 0x118)
141#define CMN_DT_PMOVSR_CLR (CMN_PMU_OFFSET + 0x120)
142
143#define CMN_DT_PMSSR (CMN_PMU_OFFSET + 0x128)
144#define CMN_DT_PMSSR_SS_STATUS(n) BIT(n)
145
146#define CMN_DT_PMSRR (CMN_PMU_OFFSET + 0x130)
147#define CMN_DT_PMSRR_SS_REQ BIT(0)
148
149#define CMN_DT_NUM_COUNTERS 8
150#define CMN_MAX_DTCS 4
151
152/*
153 * Even in the worst case a DTC counter can't wrap in fewer than 2^42 cycles,
154 * so throwing away one bit to make overflow handling easy is no big deal.
155 */
156#define CMN_COUNTER_INIT 0x80000000
157/* Similarly for the 40-bit cycle counter */
158#define CMN_CC_INIT 0x8000000000ULL
159
160
161/* Event attributes */
162#define CMN_CONFIG_TYPE GENMASK_ULL(15, 0)
163#define CMN_CONFIG_EVENTID GENMASK_ULL(26, 16)
164#define CMN_CONFIG_OCCUPID GENMASK_ULL(30, 27)
165#define CMN_CONFIG_BYNODEID BIT_ULL(31)
166#define CMN_CONFIG_NODEID GENMASK_ULL(47, 32)
167
168#define CMN_EVENT_TYPE(event) FIELD_GET(CMN_CONFIG_TYPE, (event)->attr.config)
169#define CMN_EVENT_EVENTID(event) FIELD_GET(CMN_CONFIG_EVENTID, (event)->attr.config)
170#define CMN_EVENT_OCCUPID(event) FIELD_GET(CMN_CONFIG_OCCUPID, (event)->attr.config)
171#define CMN_EVENT_BYNODEID(event) FIELD_GET(CMN_CONFIG_BYNODEID, (event)->attr.config)
172#define CMN_EVENT_NODEID(event) FIELD_GET(CMN_CONFIG_NODEID, (event)->attr.config)
173
174#define CMN_CONFIG_WP_COMBINE GENMASK_ULL(30, 27)
175#define CMN_CONFIG_WP_DEV_SEL GENMASK_ULL(50, 48)
176#define CMN_CONFIG_WP_CHN_SEL GENMASK_ULL(55, 51)
177/* Note that we don't yet support the tertiary match group on newer IPs */
178#define CMN_CONFIG_WP_GRP BIT_ULL(56)
179#define CMN_CONFIG_WP_EXCLUSIVE BIT_ULL(57)
180#define CMN_CONFIG1_WP_VAL GENMASK_ULL(63, 0)
181#define CMN_CONFIG2_WP_MASK GENMASK_ULL(63, 0)
182
183#define CMN_EVENT_WP_COMBINE(event) FIELD_GET(CMN_CONFIG_WP_COMBINE, (event)->attr.config)
184#define CMN_EVENT_WP_DEV_SEL(event) FIELD_GET(CMN_CONFIG_WP_DEV_SEL, (event)->attr.config)
185#define CMN_EVENT_WP_CHN_SEL(event) FIELD_GET(CMN_CONFIG_WP_CHN_SEL, (event)->attr.config)
186#define CMN_EVENT_WP_GRP(event) FIELD_GET(CMN_CONFIG_WP_GRP, (event)->attr.config)
187#define CMN_EVENT_WP_EXCLUSIVE(event) FIELD_GET(CMN_CONFIG_WP_EXCLUSIVE, (event)->attr.config)
188#define CMN_EVENT_WP_VAL(event) FIELD_GET(CMN_CONFIG1_WP_VAL, (event)->attr.config1)
189#define CMN_EVENT_WP_MASK(event) FIELD_GET(CMN_CONFIG2_WP_MASK, (event)->attr.config2)
190
191/* Made-up event IDs for watchpoint direction */
192#define CMN_WP_UP 0
193#define CMN_WP_DOWN 2
194
195
196/* Internal values for encoding event support */
197enum cmn_model {
198 CMN600 = 1,
199 CMN650 = 2,
200 CMN700 = 4,
201 CI700 = 8,
202 /* ...and then we can use bitmap tricks for commonality */
203 CMN_ANY = -1,
204 NOT_CMN600 = -2,
205 CMN_650ON = CMN650 | CMN700,
206};
207
208/* Actual part numbers and revision IDs defined by the hardware */
209enum cmn_part {
210 PART_CMN600 = 0x434,
211 PART_CMN650 = 0x436,
212 PART_CMN700 = 0x43c,
213 PART_CI700 = 0x43a,
214};
215
216/* CMN-600 r0px shouldn't exist in silicon, thankfully */
217enum cmn_revision {
218 REV_CMN600_R1P0,
219 REV_CMN600_R1P1,
220 REV_CMN600_R1P2,
221 REV_CMN600_R1P3,
222 REV_CMN600_R2P0,
223 REV_CMN600_R3P0,
224 REV_CMN600_R3P1,
225 REV_CMN650_R0P0 = 0,
226 REV_CMN650_R1P0,
227 REV_CMN650_R1P1,
228 REV_CMN650_R2P0,
229 REV_CMN650_R1P2,
230 REV_CMN700_R0P0 = 0,
231 REV_CMN700_R1P0,
232 REV_CMN700_R2P0,
233 REV_CMN700_R3P0,
234 REV_CI700_R0P0 = 0,
235 REV_CI700_R1P0,
236 REV_CI700_R2P0,
237};
238
239enum cmn_node_type {
240 CMN_TYPE_INVALID,
241 CMN_TYPE_DVM,
242 CMN_TYPE_CFG,
243 CMN_TYPE_DTC,
244 CMN_TYPE_HNI,
245 CMN_TYPE_HNF,
246 CMN_TYPE_XP,
247 CMN_TYPE_SBSX,
248 CMN_TYPE_MPAM_S,
249 CMN_TYPE_MPAM_NS,
250 CMN_TYPE_RNI,
251 CMN_TYPE_RND = 0xd,
252 CMN_TYPE_RNSAM = 0xf,
253 CMN_TYPE_MTSX,
254 CMN_TYPE_HNP,
255 CMN_TYPE_CXRA = 0x100,
256 CMN_TYPE_CXHA,
257 CMN_TYPE_CXLA,
258 CMN_TYPE_CCRA,
259 CMN_TYPE_CCHA,
260 CMN_TYPE_CCLA,
261 CMN_TYPE_CCLA_RNI,
262 CMN_TYPE_HNS = 0x200,
263 CMN_TYPE_HNS_MPAM_S,
264 CMN_TYPE_HNS_MPAM_NS,
265 /* Not a real node type */
266 CMN_TYPE_WP = 0x7770
267};
268
269enum cmn_filter_select {
270 SEL_NONE = -1,
271 SEL_OCCUP1ID,
272 SEL_CLASS_OCCUP_ID,
273 SEL_CBUSY_SNTHROTTLE_SEL,
274 SEL_HBT_LBT_SEL,
275 SEL_SN_HOME_SEL,
276 SEL_MAX
277};
278
279struct arm_cmn_node {
280 void __iomem *pmu_base;
281 u16 id, logid;
282 enum cmn_node_type type;
283
284 u8 dtm;
285 s8 dtc;
286 /* DN/HN-F/CXHA */
287 struct {
288 u8 val : 4;
289 u8 count : 4;
290 } occupid[SEL_MAX];
291 union {
292 u8 event[4];
293 __le32 event_sel;
294 u16 event_w[4];
295 __le64 event_sel_w;
296 };
297};
298
299struct arm_cmn_dtm {
300 void __iomem *base;
301 u32 pmu_config_low;
302 union {
303 u8 input_sel[4];
304 __le32 pmu_config_high;
305 };
306 s8 wp_event[4];
307};
308
309struct arm_cmn_dtc {
310 void __iomem *base;
311 int irq;
312 int irq_friend;
313 bool cc_active;
314
315 struct perf_event *counters[CMN_DT_NUM_COUNTERS];
316 struct perf_event *cycles;
317};
318
319#define CMN_STATE_DISABLED BIT(0)
320#define CMN_STATE_TXN BIT(1)
321
322struct arm_cmn {
323 struct device *dev;
324 void __iomem *base;
325 unsigned int state;
326
327 enum cmn_revision rev;
328 enum cmn_part part;
329 u8 mesh_x;
330 u8 mesh_y;
331 u16 num_xps;
332 u16 num_dns;
333 bool multi_dtm;
334 u8 ports_used;
335 struct {
336 unsigned int rsp_vc_num : 2;
337 unsigned int dat_vc_num : 2;
338 unsigned int snp_vc_num : 2;
339 unsigned int req_vc_num : 2;
340 };
341
342 struct arm_cmn_node *xps;
343 struct arm_cmn_node *dns;
344
345 struct arm_cmn_dtm *dtms;
346 struct arm_cmn_dtc *dtc;
347 unsigned int num_dtcs;
348
349 int cpu;
350 struct hlist_node cpuhp_node;
351
352 struct pmu pmu;
353 struct dentry *debug;
354};
355
356#define to_cmn(p) container_of(p, struct arm_cmn, pmu)
357
358static int arm_cmn_hp_state;
359
360struct arm_cmn_nodeid {
361 u8 x;
362 u8 y;
363 u8 port;
364 u8 dev;
365};
366
367static int arm_cmn_xyidbits(const struct arm_cmn *cmn)
368{
369 return fls((cmn->mesh_x - 1) | (cmn->mesh_y - 1) | 2);
370}
371
372static struct arm_cmn_nodeid arm_cmn_nid(const struct arm_cmn *cmn, u16 id)
373{
374 struct arm_cmn_nodeid nid;
375
376 if (cmn->num_xps == 1) {
377 nid.x = 0;
378 nid.y = 0;
379 nid.port = CMN_NODEID_1x1_PID(id);
380 nid.dev = CMN_NODEID_DEVID(id);
381 } else {
382 int bits = arm_cmn_xyidbits(cmn);
383
384 nid.x = CMN_NODEID_X(id, bits);
385 nid.y = CMN_NODEID_Y(id, bits);
386 if (cmn->ports_used & 0xc) {
387 nid.port = CMN_NODEID_EXT_PID(id);
388 nid.dev = CMN_NODEID_EXT_DEVID(id);
389 } else {
390 nid.port = CMN_NODEID_PID(id);
391 nid.dev = CMN_NODEID_DEVID(id);
392 }
393 }
394 return nid;
395}
396
397static struct arm_cmn_node *arm_cmn_node_to_xp(const struct arm_cmn *cmn,
398 const struct arm_cmn_node *dn)
399{
400 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, dn->id);
401 int xp_idx = cmn->mesh_x * nid.y + nid.x;
402
403 return cmn->xps + xp_idx;
404}
405static struct arm_cmn_node *arm_cmn_node(const struct arm_cmn *cmn,
406 enum cmn_node_type type)
407{
408 struct arm_cmn_node *dn;
409
410 for (dn = cmn->dns; dn->type; dn++)
411 if (dn->type == type)
412 return dn;
413 return NULL;
414}
415
416static enum cmn_model arm_cmn_model(const struct arm_cmn *cmn)
417{
418 switch (cmn->part) {
419 case PART_CMN600:
420 return CMN600;
421 case PART_CMN650:
422 return CMN650;
423 case PART_CMN700:
424 return CMN700;
425 case PART_CI700:
426 return CI700;
427 default:
428 return 0;
429 };
430}
431
432static u32 arm_cmn_device_connect_info(const struct arm_cmn *cmn,
433 const struct arm_cmn_node *xp, int port)
434{
435 int offset = CMN_MXP__CONNECT_INFO(port);
436
437 if (port >= 2) {
438 if (cmn->part == PART_CMN600 || cmn->part == PART_CMN650)
439 return 0;
440 /*
441 * CI-700 may have extra ports, but still has the
442 * mesh_port_connect_info registers in the way.
443 */
444 if (cmn->part == PART_CI700)
445 offset += CI700_CONNECT_INFO_P2_5_OFFSET;
446 }
447
448 return readl_relaxed(xp->pmu_base - CMN_PMU_OFFSET + offset);
449}
450
451static struct dentry *arm_cmn_debugfs;
452
453#ifdef CONFIG_DEBUG_FS
454static const char *arm_cmn_device_type(u8 type)
455{
456 switch(FIELD_GET(CMN__CONNECT_INFO_DEVICE_TYPE, type)) {
457 case 0x00: return " |";
458 case 0x01: return " RN-I |";
459 case 0x02: return " RN-D |";
460 case 0x04: return " RN-F_B |";
461 case 0x05: return "RN-F_B_E|";
462 case 0x06: return " RN-F_A |";
463 case 0x07: return "RN-F_A_E|";
464 case 0x08: return " HN-T |";
465 case 0x09: return " HN-I |";
466 case 0x0a: return " HN-D |";
467 case 0x0b: return " HN-P |";
468 case 0x0c: return " SN-F |";
469 case 0x0d: return " SBSX |";
470 case 0x0e: return " HN-F |";
471 case 0x0f: return " SN-F_E |";
472 case 0x10: return " SN-F_D |";
473 case 0x11: return " CXHA |";
474 case 0x12: return " CXRA |";
475 case 0x13: return " CXRH |";
476 case 0x14: return " RN-F_D |";
477 case 0x15: return "RN-F_D_E|";
478 case 0x16: return " RN-F_C |";
479 case 0x17: return "RN-F_C_E|";
480 case 0x18: return " RN-F_E |";
481 case 0x19: return "RN-F_E_E|";
482 case 0x1c: return " MTSX |";
483 case 0x1d: return " HN-V |";
484 case 0x1e: return " CCG |";
485 default: return " ???? |";
486 }
487}
488
489static void arm_cmn_show_logid(struct seq_file *s, int x, int y, int p, int d)
490{
491 struct arm_cmn *cmn = s->private;
492 struct arm_cmn_node *dn;
493
494 for (dn = cmn->dns; dn->type; dn++) {
495 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, dn->id);
496 int pad = dn->logid < 10;
497
498 if (dn->type == CMN_TYPE_XP)
499 continue;
500 /* Ignore the extra components that will overlap on some ports */
501 if (dn->type < CMN_TYPE_HNI)
502 continue;
503
504 if (nid.x != x || nid.y != y || nid.port != p || nid.dev != d)
505 continue;
506
507 seq_printf(s, " %*c#%-*d |", pad + 1, ' ', 3 - pad, dn->logid);
508 return;
509 }
510 seq_puts(s, " |");
511}
512
513static int arm_cmn_map_show(struct seq_file *s, void *data)
514{
515 struct arm_cmn *cmn = s->private;
516 int x, y, p, pmax = fls(cmn->ports_used);
517
518 seq_puts(s, " X");
519 for (x = 0; x < cmn->mesh_x; x++)
520 seq_printf(s, " %-2d ", x);
521 seq_puts(s, "\nY P D+");
522 y = cmn->mesh_y;
523 while (y--) {
524 int xp_base = cmn->mesh_x * y;
525 u8 port[CMN_MAX_PORTS][CMN_MAX_DIMENSION];
526
527 for (x = 0; x < cmn->mesh_x; x++)
528 seq_puts(s, "--------+");
529
530 seq_printf(s, "\n%-2d |", y);
531 for (x = 0; x < cmn->mesh_x; x++) {
532 struct arm_cmn_node *xp = cmn->xps + xp_base + x;
533
534 for (p = 0; p < CMN_MAX_PORTS; p++)
535 port[p][x] = arm_cmn_device_connect_info(cmn, xp, p);
536 seq_printf(s, " XP #%-3d|", xp_base + x);
537 }
538
539 seq_puts(s, "\n |");
540 for (x = 0; x < cmn->mesh_x; x++) {
541 s8 dtc = cmn->xps[xp_base + x].dtc;
542
543 if (dtc < 0)
544 seq_puts(s, " DTC ?? |");
545 else
546 seq_printf(s, " DTC %d |", dtc);
547 }
548 seq_puts(s, "\n |");
549 for (x = 0; x < cmn->mesh_x; x++)
550 seq_puts(s, "........|");
551
552 for (p = 0; p < pmax; p++) {
553 seq_printf(s, "\n %d |", p);
554 for (x = 0; x < cmn->mesh_x; x++)
555 seq_puts(s, arm_cmn_device_type(port[p][x]));
556 seq_puts(s, "\n 0|");
557 for (x = 0; x < cmn->mesh_x; x++)
558 arm_cmn_show_logid(s, x, y, p, 0);
559 seq_puts(s, "\n 1|");
560 for (x = 0; x < cmn->mesh_x; x++)
561 arm_cmn_show_logid(s, x, y, p, 1);
562 }
563 seq_puts(s, "\n-----+");
564 }
565 for (x = 0; x < cmn->mesh_x; x++)
566 seq_puts(s, "--------+");
567 seq_puts(s, "\n");
568 return 0;
569}
570DEFINE_SHOW_ATTRIBUTE(arm_cmn_map);
571
572static void arm_cmn_debugfs_init(struct arm_cmn *cmn, int id)
573{
574 const char *name = "map";
575
576 if (id > 0)
577 name = devm_kasprintf(cmn->dev, GFP_KERNEL, "map_%d", id);
578 if (!name)
579 return;
580
581 cmn->debug = debugfs_create_file(name, 0444, arm_cmn_debugfs, cmn, &arm_cmn_map_fops);
582}
583#else
584static void arm_cmn_debugfs_init(struct arm_cmn *cmn, int id) {}
585#endif
586
587struct arm_cmn_hw_event {
588 struct arm_cmn_node *dn;
589 u64 dtm_idx[4];
590 s8 dtc_idx[CMN_MAX_DTCS];
591 u8 num_dns;
592 u8 dtm_offset;
593 bool wide_sel;
594 enum cmn_filter_select filter_sel;
595};
596
597#define for_each_hw_dn(hw, dn, i) \
598 for (i = 0, dn = hw->dn; i < hw->num_dns; i++, dn++)
599
600/* @i is the DTC number, @idx is the counter index on that DTC */
601#define for_each_hw_dtc_idx(hw, i, idx) \
602 for (int i = 0, idx; i < CMN_MAX_DTCS; i++) if ((idx = hw->dtc_idx[i]) >= 0)
603
604static struct arm_cmn_hw_event *to_cmn_hw(struct perf_event *event)
605{
606 BUILD_BUG_ON(sizeof(struct arm_cmn_hw_event) > offsetof(struct hw_perf_event, target));
607 return (struct arm_cmn_hw_event *)&event->hw;
608}
609
610static void arm_cmn_set_index(u64 x[], unsigned int pos, unsigned int val)
611{
612 x[pos / 32] |= (u64)val << ((pos % 32) * 2);
613}
614
615static unsigned int arm_cmn_get_index(u64 x[], unsigned int pos)
616{
617 return (x[pos / 32] >> ((pos % 32) * 2)) & 3;
618}
619
620struct arm_cmn_event_attr {
621 struct device_attribute attr;
622 enum cmn_model model;
623 enum cmn_node_type type;
624 enum cmn_filter_select fsel;
625 u16 eventid;
626 u8 occupid;
627};
628
629struct arm_cmn_format_attr {
630 struct device_attribute attr;
631 u64 field;
632 int config;
633};
634
635#define _CMN_EVENT_ATTR(_model, _name, _type, _eventid, _occupid, _fsel)\
636 (&((struct arm_cmn_event_attr[]) {{ \
637 .attr = __ATTR(_name, 0444, arm_cmn_event_show, NULL), \
638 .model = _model, \
639 .type = _type, \
640 .eventid = _eventid, \
641 .occupid = _occupid, \
642 .fsel = _fsel, \
643 }})[0].attr.attr)
644#define CMN_EVENT_ATTR(_model, _name, _type, _eventid) \
645 _CMN_EVENT_ATTR(_model, _name, _type, _eventid, 0, SEL_NONE)
646
647static ssize_t arm_cmn_event_show(struct device *dev,
648 struct device_attribute *attr, char *buf)
649{
650 struct arm_cmn_event_attr *eattr;
651
652 eattr = container_of(attr, typeof(*eattr), attr);
653
654 if (eattr->type == CMN_TYPE_DTC)
655 return sysfs_emit(buf, "type=0x%x\n", eattr->type);
656
657 if (eattr->type == CMN_TYPE_WP)
658 return sysfs_emit(buf,
659 "type=0x%x,eventid=0x%x,wp_dev_sel=?,wp_chn_sel=?,wp_grp=?,wp_val=?,wp_mask=?\n",
660 eattr->type, eattr->eventid);
661
662 if (eattr->fsel > SEL_NONE)
663 return sysfs_emit(buf, "type=0x%x,eventid=0x%x,occupid=0x%x\n",
664 eattr->type, eattr->eventid, eattr->occupid);
665
666 return sysfs_emit(buf, "type=0x%x,eventid=0x%x\n", eattr->type,
667 eattr->eventid);
668}
669
670static umode_t arm_cmn_event_attr_is_visible(struct kobject *kobj,
671 struct attribute *attr,
672 int unused)
673{
674 struct device *dev = kobj_to_dev(kobj);
675 struct arm_cmn *cmn = to_cmn(dev_get_drvdata(dev));
676 struct arm_cmn_event_attr *eattr;
677 enum cmn_node_type type;
678 u16 eventid;
679
680 eattr = container_of(attr, typeof(*eattr), attr.attr);
681
682 if (!(eattr->model & arm_cmn_model(cmn)))
683 return 0;
684
685 type = eattr->type;
686 eventid = eattr->eventid;
687
688 /* Watchpoints aren't nodes, so avoid confusion */
689 if (type == CMN_TYPE_WP)
690 return attr->mode;
691
692 /* Hide XP events for unused interfaces/channels */
693 if (type == CMN_TYPE_XP) {
694 unsigned int intf = (eventid >> 2) & 7;
695 unsigned int chan = eventid >> 5;
696
697 if ((intf & 4) && !(cmn->ports_used & BIT(intf & 3)))
698 return 0;
699
700 if (chan == 4 && cmn->part == PART_CMN600)
701 return 0;
702
703 if ((chan == 5 && cmn->rsp_vc_num < 2) ||
704 (chan == 6 && cmn->dat_vc_num < 2) ||
705 (chan == 7 && cmn->snp_vc_num < 2) ||
706 (chan == 8 && cmn->req_vc_num < 2))
707 return 0;
708 }
709
710 /* Revision-specific differences */
711 if (cmn->part == PART_CMN600) {
712 if (cmn->rev < REV_CMN600_R1P3) {
713 if (type == CMN_TYPE_CXRA && eventid > 0x10)
714 return 0;
715 }
716 if (cmn->rev < REV_CMN600_R1P2) {
717 if (type == CMN_TYPE_HNF && eventid == 0x1b)
718 return 0;
719 if (type == CMN_TYPE_CXRA || type == CMN_TYPE_CXHA)
720 return 0;
721 }
722 } else if (cmn->part == PART_CMN650) {
723 if (cmn->rev < REV_CMN650_R2P0 || cmn->rev == REV_CMN650_R1P2) {
724 if (type == CMN_TYPE_HNF && eventid > 0x22)
725 return 0;
726 if (type == CMN_TYPE_SBSX && eventid == 0x17)
727 return 0;
728 if (type == CMN_TYPE_RNI && eventid > 0x10)
729 return 0;
730 }
731 } else if (cmn->part == PART_CMN700) {
732 if (cmn->rev < REV_CMN700_R2P0) {
733 if (type == CMN_TYPE_HNF && eventid > 0x2c)
734 return 0;
735 if (type == CMN_TYPE_CCHA && eventid > 0x74)
736 return 0;
737 if (type == CMN_TYPE_CCLA && eventid > 0x27)
738 return 0;
739 }
740 if (cmn->rev < REV_CMN700_R1P0) {
741 if (type == CMN_TYPE_HNF && eventid > 0x2b)
742 return 0;
743 }
744 }
745
746 if (!arm_cmn_node(cmn, type))
747 return 0;
748
749 return attr->mode;
750}
751
752#define _CMN_EVENT_DVM(_model, _name, _event, _occup, _fsel) \
753 _CMN_EVENT_ATTR(_model, dn_##_name, CMN_TYPE_DVM, _event, _occup, _fsel)
754#define CMN_EVENT_DTC(_name) \
755 CMN_EVENT_ATTR(CMN_ANY, dtc_##_name, CMN_TYPE_DTC, 0)
756#define CMN_EVENT_HNF(_model, _name, _event) \
757 CMN_EVENT_ATTR(_model, hnf_##_name, CMN_TYPE_HNF, _event)
758#define CMN_EVENT_HNI(_name, _event) \
759 CMN_EVENT_ATTR(CMN_ANY, hni_##_name, CMN_TYPE_HNI, _event)
760#define CMN_EVENT_HNP(_name, _event) \
761 CMN_EVENT_ATTR(CMN_ANY, hnp_##_name, CMN_TYPE_HNP, _event)
762#define __CMN_EVENT_XP(_name, _event) \
763 CMN_EVENT_ATTR(CMN_ANY, mxp_##_name, CMN_TYPE_XP, _event)
764#define CMN_EVENT_SBSX(_model, _name, _event) \
765 CMN_EVENT_ATTR(_model, sbsx_##_name, CMN_TYPE_SBSX, _event)
766#define CMN_EVENT_RNID(_model, _name, _event) \
767 CMN_EVENT_ATTR(_model, rnid_##_name, CMN_TYPE_RNI, _event)
768#define CMN_EVENT_MTSX(_name, _event) \
769 CMN_EVENT_ATTR(CMN_ANY, mtsx_##_name, CMN_TYPE_MTSX, _event)
770#define CMN_EVENT_CXRA(_model, _name, _event) \
771 CMN_EVENT_ATTR(_model, cxra_##_name, CMN_TYPE_CXRA, _event)
772#define CMN_EVENT_CXHA(_name, _event) \
773 CMN_EVENT_ATTR(CMN_ANY, cxha_##_name, CMN_TYPE_CXHA, _event)
774#define CMN_EVENT_CCRA(_name, _event) \
775 CMN_EVENT_ATTR(CMN_ANY, ccra_##_name, CMN_TYPE_CCRA, _event)
776#define CMN_EVENT_CCHA(_name, _event) \
777 CMN_EVENT_ATTR(CMN_ANY, ccha_##_name, CMN_TYPE_CCHA, _event)
778#define CMN_EVENT_CCLA(_name, _event) \
779 CMN_EVENT_ATTR(CMN_ANY, ccla_##_name, CMN_TYPE_CCLA, _event)
780#define CMN_EVENT_CCLA_RNI(_name, _event) \
781 CMN_EVENT_ATTR(CMN_ANY, ccla_rni_##_name, CMN_TYPE_CCLA_RNI, _event)
782#define CMN_EVENT_HNS(_name, _event) \
783 CMN_EVENT_ATTR(CMN_ANY, hns_##_name, CMN_TYPE_HNS, _event)
784
785#define CMN_EVENT_DVM(_model, _name, _event) \
786 _CMN_EVENT_DVM(_model, _name, _event, 0, SEL_NONE)
787#define CMN_EVENT_DVM_OCC(_model, _name, _event) \
788 _CMN_EVENT_DVM(_model, _name##_all, _event, 0, SEL_OCCUP1ID), \
789 _CMN_EVENT_DVM(_model, _name##_dvmop, _event, 1, SEL_OCCUP1ID), \
790 _CMN_EVENT_DVM(_model, _name##_dvmsync, _event, 2, SEL_OCCUP1ID)
791
792#define CMN_EVENT_HN_OCC(_model, _name, _type, _event) \
793 _CMN_EVENT_ATTR(_model, _name##_all, _type, _event, 0, SEL_OCCUP1ID), \
794 _CMN_EVENT_ATTR(_model, _name##_read, _type, _event, 1, SEL_OCCUP1ID), \
795 _CMN_EVENT_ATTR(_model, _name##_write, _type, _event, 2, SEL_OCCUP1ID), \
796 _CMN_EVENT_ATTR(_model, _name##_atomic, _type, _event, 3, SEL_OCCUP1ID), \
797 _CMN_EVENT_ATTR(_model, _name##_stash, _type, _event, 4, SEL_OCCUP1ID)
798#define CMN_EVENT_HN_CLS(_model, _name, _type, _event) \
799 _CMN_EVENT_ATTR(_model, _name##_class0, _type, _event, 0, SEL_CLASS_OCCUP_ID), \
800 _CMN_EVENT_ATTR(_model, _name##_class1, _type, _event, 1, SEL_CLASS_OCCUP_ID), \
801 _CMN_EVENT_ATTR(_model, _name##_class2, _type, _event, 2, SEL_CLASS_OCCUP_ID), \
802 _CMN_EVENT_ATTR(_model, _name##_class3, _type, _event, 3, SEL_CLASS_OCCUP_ID)
803#define CMN_EVENT_HN_SNT(_model, _name, _type, _event) \
804 _CMN_EVENT_ATTR(_model, _name##_all, _type, _event, 0, SEL_CBUSY_SNTHROTTLE_SEL), \
805 _CMN_EVENT_ATTR(_model, _name##_group0_read, _type, _event, 1, SEL_CBUSY_SNTHROTTLE_SEL), \
806 _CMN_EVENT_ATTR(_model, _name##_group0_write, _type, _event, 2, SEL_CBUSY_SNTHROTTLE_SEL), \
807 _CMN_EVENT_ATTR(_model, _name##_group1_read, _type, _event, 3, SEL_CBUSY_SNTHROTTLE_SEL), \
808 _CMN_EVENT_ATTR(_model, _name##_group1_write, _type, _event, 4, SEL_CBUSY_SNTHROTTLE_SEL), \
809 _CMN_EVENT_ATTR(_model, _name##_read, _type, _event, 5, SEL_CBUSY_SNTHROTTLE_SEL), \
810 _CMN_EVENT_ATTR(_model, _name##_write, _type, _event, 6, SEL_CBUSY_SNTHROTTLE_SEL)
811
812#define CMN_EVENT_HNF_OCC(_model, _name, _event) \
813 CMN_EVENT_HN_OCC(_model, hnf_##_name, CMN_TYPE_HNF, _event)
814#define CMN_EVENT_HNF_CLS(_model, _name, _event) \
815 CMN_EVENT_HN_CLS(_model, hnf_##_name, CMN_TYPE_HNF, _event)
816#define CMN_EVENT_HNF_SNT(_model, _name, _event) \
817 CMN_EVENT_HN_SNT(_model, hnf_##_name, CMN_TYPE_HNF, _event)
818
819#define CMN_EVENT_HNS_OCC(_name, _event) \
820 CMN_EVENT_HN_OCC(CMN_ANY, hns_##_name, CMN_TYPE_HNS, _event), \
821 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_rxsnp, CMN_TYPE_HNS, _event, 5, SEL_OCCUP1ID), \
822 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_lbt, CMN_TYPE_HNS, _event, 6, SEL_OCCUP1ID), \
823 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_hbt, CMN_TYPE_HNS, _event, 7, SEL_OCCUP1ID)
824#define CMN_EVENT_HNS_CLS( _name, _event) \
825 CMN_EVENT_HN_CLS(CMN_ANY, hns_##_name, CMN_TYPE_HNS, _event)
826#define CMN_EVENT_HNS_SNT(_name, _event) \
827 CMN_EVENT_HN_SNT(CMN_ANY, hns_##_name, CMN_TYPE_HNS, _event)
828#define CMN_EVENT_HNS_HBT(_name, _event) \
829 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_all, CMN_TYPE_HNS, _event, 0, SEL_HBT_LBT_SEL), \
830 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_hbt, CMN_TYPE_HNS, _event, 1, SEL_HBT_LBT_SEL), \
831 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_lbt, CMN_TYPE_HNS, _event, 2, SEL_HBT_LBT_SEL)
832#define CMN_EVENT_HNS_SNH(_name, _event) \
833 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_all, CMN_TYPE_HNS, _event, 0, SEL_SN_HOME_SEL), \
834 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_sn, CMN_TYPE_HNS, _event, 1, SEL_SN_HOME_SEL), \
835 _CMN_EVENT_ATTR(CMN_ANY, hns_##_name##_home, CMN_TYPE_HNS, _event, 2, SEL_SN_HOME_SEL)
836
837#define _CMN_EVENT_XP_MESH(_name, _event) \
838 __CMN_EVENT_XP(e_##_name, (_event) | (0 << 2)), \
839 __CMN_EVENT_XP(w_##_name, (_event) | (1 << 2)), \
840 __CMN_EVENT_XP(n_##_name, (_event) | (2 << 2)), \
841 __CMN_EVENT_XP(s_##_name, (_event) | (3 << 2))
842
843#define _CMN_EVENT_XP_PORT(_name, _event) \
844 __CMN_EVENT_XP(p0_##_name, (_event) | (4 << 2)), \
845 __CMN_EVENT_XP(p1_##_name, (_event) | (5 << 2)), \
846 __CMN_EVENT_XP(p2_##_name, (_event) | (6 << 2)), \
847 __CMN_EVENT_XP(p3_##_name, (_event) | (7 << 2))
848
849#define _CMN_EVENT_XP(_name, _event) \
850 _CMN_EVENT_XP_MESH(_name, _event), \
851 _CMN_EVENT_XP_PORT(_name, _event)
852
853/* Good thing there are only 3 fundamental XP events... */
854#define CMN_EVENT_XP(_name, _event) \
855 _CMN_EVENT_XP(req_##_name, (_event) | (0 << 5)), \
856 _CMN_EVENT_XP(rsp_##_name, (_event) | (1 << 5)), \
857 _CMN_EVENT_XP(snp_##_name, (_event) | (2 << 5)), \
858 _CMN_EVENT_XP(dat_##_name, (_event) | (3 << 5)), \
859 _CMN_EVENT_XP(pub_##_name, (_event) | (4 << 5)), \
860 _CMN_EVENT_XP(rsp2_##_name, (_event) | (5 << 5)), \
861 _CMN_EVENT_XP(dat2_##_name, (_event) | (6 << 5)), \
862 _CMN_EVENT_XP(snp2_##_name, (_event) | (7 << 5)), \
863 _CMN_EVENT_XP(req2_##_name, (_event) | (8 << 5))
864
865#define CMN_EVENT_XP_DAT(_name, _event) \
866 _CMN_EVENT_XP_PORT(dat_##_name, (_event) | (3 << 5)), \
867 _CMN_EVENT_XP_PORT(dat2_##_name, (_event) | (6 << 5))
868
869
870static struct attribute *arm_cmn_event_attrs[] = {
871 CMN_EVENT_DTC(cycles),
872
873 /*
874 * DVM node events conflict with HN-I events in the equivalent PMU
875 * slot, but our lazy short-cut of using the DTM counter index for
876 * the PMU index as well happens to avoid that by construction.
877 */
878 CMN_EVENT_DVM(CMN600, rxreq_dvmop, 0x01),
879 CMN_EVENT_DVM(CMN600, rxreq_dvmsync, 0x02),
880 CMN_EVENT_DVM(CMN600, rxreq_dvmop_vmid_filtered, 0x03),
881 CMN_EVENT_DVM(CMN600, rxreq_retried, 0x04),
882 CMN_EVENT_DVM_OCC(CMN600, rxreq_trk_occupancy, 0x05),
883 CMN_EVENT_DVM(NOT_CMN600, dvmop_tlbi, 0x01),
884 CMN_EVENT_DVM(NOT_CMN600, dvmop_bpi, 0x02),
885 CMN_EVENT_DVM(NOT_CMN600, dvmop_pici, 0x03),
886 CMN_EVENT_DVM(NOT_CMN600, dvmop_vici, 0x04),
887 CMN_EVENT_DVM(NOT_CMN600, dvmsync, 0x05),
888 CMN_EVENT_DVM(NOT_CMN600, vmid_filtered, 0x06),
889 CMN_EVENT_DVM(NOT_CMN600, rndop_filtered, 0x07),
890 CMN_EVENT_DVM(NOT_CMN600, retry, 0x08),
891 CMN_EVENT_DVM(NOT_CMN600, txsnp_flitv, 0x09),
892 CMN_EVENT_DVM(NOT_CMN600, txsnp_stall, 0x0a),
893 CMN_EVENT_DVM(NOT_CMN600, trkfull, 0x0b),
894 CMN_EVENT_DVM_OCC(NOT_CMN600, trk_occupancy, 0x0c),
895 CMN_EVENT_DVM_OCC(CMN700, trk_occupancy_cxha, 0x0d),
896 CMN_EVENT_DVM_OCC(CMN700, trk_occupancy_pdn, 0x0e),
897 CMN_EVENT_DVM(CMN700, trk_alloc, 0x0f),
898 CMN_EVENT_DVM(CMN700, trk_cxha_alloc, 0x10),
899 CMN_EVENT_DVM(CMN700, trk_pdn_alloc, 0x11),
900 CMN_EVENT_DVM(CMN700, txsnp_stall_limit, 0x12),
901 CMN_EVENT_DVM(CMN700, rxsnp_stall_starv, 0x13),
902 CMN_EVENT_DVM(CMN700, txsnp_sync_stall_op, 0x14),
903
904 CMN_EVENT_HNF(CMN_ANY, cache_miss, 0x01),
905 CMN_EVENT_HNF(CMN_ANY, slc_sf_cache_access, 0x02),
906 CMN_EVENT_HNF(CMN_ANY, cache_fill, 0x03),
907 CMN_EVENT_HNF(CMN_ANY, pocq_retry, 0x04),
908 CMN_EVENT_HNF(CMN_ANY, pocq_reqs_recvd, 0x05),
909 CMN_EVENT_HNF(CMN_ANY, sf_hit, 0x06),
910 CMN_EVENT_HNF(CMN_ANY, sf_evictions, 0x07),
911 CMN_EVENT_HNF(CMN_ANY, dir_snoops_sent, 0x08),
912 CMN_EVENT_HNF(CMN_ANY, brd_snoops_sent, 0x09),
913 CMN_EVENT_HNF(CMN_ANY, slc_eviction, 0x0a),
914 CMN_EVENT_HNF(CMN_ANY, slc_fill_invalid_way, 0x0b),
915 CMN_EVENT_HNF(CMN_ANY, mc_retries, 0x0c),
916 CMN_EVENT_HNF(CMN_ANY, mc_reqs, 0x0d),
917 CMN_EVENT_HNF(CMN_ANY, qos_hh_retry, 0x0e),
918 CMN_EVENT_HNF_OCC(CMN_ANY, qos_pocq_occupancy, 0x0f),
919 CMN_EVENT_HNF(CMN_ANY, pocq_addrhaz, 0x10),
920 CMN_EVENT_HNF(CMN_ANY, pocq_atomic_addrhaz, 0x11),
921 CMN_EVENT_HNF(CMN_ANY, ld_st_swp_adq_full, 0x12),
922 CMN_EVENT_HNF(CMN_ANY, cmp_adq_full, 0x13),
923 CMN_EVENT_HNF(CMN_ANY, txdat_stall, 0x14),
924 CMN_EVENT_HNF(CMN_ANY, txrsp_stall, 0x15),
925 CMN_EVENT_HNF(CMN_ANY, seq_full, 0x16),
926 CMN_EVENT_HNF(CMN_ANY, seq_hit, 0x17),
927 CMN_EVENT_HNF(CMN_ANY, snp_sent, 0x18),
928 CMN_EVENT_HNF(CMN_ANY, sfbi_dir_snp_sent, 0x19),
929 CMN_EVENT_HNF(CMN_ANY, sfbi_brd_snp_sent, 0x1a),
930 CMN_EVENT_HNF(CMN_ANY, snp_sent_untrk, 0x1b),
931 CMN_EVENT_HNF(CMN_ANY, intv_dirty, 0x1c),
932 CMN_EVENT_HNF(CMN_ANY, stash_snp_sent, 0x1d),
933 CMN_EVENT_HNF(CMN_ANY, stash_data_pull, 0x1e),
934 CMN_EVENT_HNF(CMN_ANY, snp_fwded, 0x1f),
935 CMN_EVENT_HNF(NOT_CMN600, atomic_fwd, 0x20),
936 CMN_EVENT_HNF(NOT_CMN600, mpam_hardlim, 0x21),
937 CMN_EVENT_HNF(NOT_CMN600, mpam_softlim, 0x22),
938 CMN_EVENT_HNF(CMN_650ON, snp_sent_cluster, 0x23),
939 CMN_EVENT_HNF(CMN_650ON, sf_imprecise_evict, 0x24),
940 CMN_EVENT_HNF(CMN_650ON, sf_evict_shared_line, 0x25),
941 CMN_EVENT_HNF_CLS(CMN700, pocq_class_occup, 0x26),
942 CMN_EVENT_HNF_CLS(CMN700, pocq_class_retry, 0x27),
943 CMN_EVENT_HNF_CLS(CMN700, class_mc_reqs, 0x28),
944 CMN_EVENT_HNF_CLS(CMN700, class_cgnt_cmin, 0x29),
945 CMN_EVENT_HNF_SNT(CMN700, sn_throttle, 0x2a),
946 CMN_EVENT_HNF_SNT(CMN700, sn_throttle_min, 0x2b),
947 CMN_EVENT_HNF(CMN700, sf_precise_to_imprecise, 0x2c),
948 CMN_EVENT_HNF(CMN700, snp_intv_cln, 0x2d),
949 CMN_EVENT_HNF(CMN700, nc_excl, 0x2e),
950 CMN_EVENT_HNF(CMN700, excl_mon_ovfl, 0x2f),
951
952 CMN_EVENT_HNI(rrt_rd_occ_cnt_ovfl, 0x20),
953 CMN_EVENT_HNI(rrt_wr_occ_cnt_ovfl, 0x21),
954 CMN_EVENT_HNI(rdt_rd_occ_cnt_ovfl, 0x22),
955 CMN_EVENT_HNI(rdt_wr_occ_cnt_ovfl, 0x23),
956 CMN_EVENT_HNI(wdb_occ_cnt_ovfl, 0x24),
957 CMN_EVENT_HNI(rrt_rd_alloc, 0x25),
958 CMN_EVENT_HNI(rrt_wr_alloc, 0x26),
959 CMN_EVENT_HNI(rdt_rd_alloc, 0x27),
960 CMN_EVENT_HNI(rdt_wr_alloc, 0x28),
961 CMN_EVENT_HNI(wdb_alloc, 0x29),
962 CMN_EVENT_HNI(txrsp_retryack, 0x2a),
963 CMN_EVENT_HNI(arvalid_no_arready, 0x2b),
964 CMN_EVENT_HNI(arready_no_arvalid, 0x2c),
965 CMN_EVENT_HNI(awvalid_no_awready, 0x2d),
966 CMN_EVENT_HNI(awready_no_awvalid, 0x2e),
967 CMN_EVENT_HNI(wvalid_no_wready, 0x2f),
968 CMN_EVENT_HNI(txdat_stall, 0x30),
969 CMN_EVENT_HNI(nonpcie_serialization, 0x31),
970 CMN_EVENT_HNI(pcie_serialization, 0x32),
971
972 /*
973 * HN-P events squat on top of the HN-I similarly to DVM events, except
974 * for being crammed into the same physical node as well. And of course
975 * where would the fun be if the same events were in the same order...
976 */
977 CMN_EVENT_HNP(rrt_wr_occ_cnt_ovfl, 0x01),
978 CMN_EVENT_HNP(rdt_wr_occ_cnt_ovfl, 0x02),
979 CMN_EVENT_HNP(wdb_occ_cnt_ovfl, 0x03),
980 CMN_EVENT_HNP(rrt_wr_alloc, 0x04),
981 CMN_EVENT_HNP(rdt_wr_alloc, 0x05),
982 CMN_EVENT_HNP(wdb_alloc, 0x06),
983 CMN_EVENT_HNP(awvalid_no_awready, 0x07),
984 CMN_EVENT_HNP(awready_no_awvalid, 0x08),
985 CMN_EVENT_HNP(wvalid_no_wready, 0x09),
986 CMN_EVENT_HNP(rrt_rd_occ_cnt_ovfl, 0x11),
987 CMN_EVENT_HNP(rdt_rd_occ_cnt_ovfl, 0x12),
988 CMN_EVENT_HNP(rrt_rd_alloc, 0x13),
989 CMN_EVENT_HNP(rdt_rd_alloc, 0x14),
990 CMN_EVENT_HNP(arvalid_no_arready, 0x15),
991 CMN_EVENT_HNP(arready_no_arvalid, 0x16),
992
993 CMN_EVENT_XP(txflit_valid, 0x01),
994 CMN_EVENT_XP(txflit_stall, 0x02),
995 CMN_EVENT_XP_DAT(partial_dat_flit, 0x03),
996 /* We treat watchpoints as a special made-up class of XP events */
997 CMN_EVENT_ATTR(CMN_ANY, watchpoint_up, CMN_TYPE_WP, CMN_WP_UP),
998 CMN_EVENT_ATTR(CMN_ANY, watchpoint_down, CMN_TYPE_WP, CMN_WP_DOWN),
999
1000 CMN_EVENT_SBSX(CMN_ANY, rd_req, 0x01),
1001 CMN_EVENT_SBSX(CMN_ANY, wr_req, 0x02),
1002 CMN_EVENT_SBSX(CMN_ANY, cmo_req, 0x03),
1003 CMN_EVENT_SBSX(CMN_ANY, txrsp_retryack, 0x04),
1004 CMN_EVENT_SBSX(CMN_ANY, txdat_flitv, 0x05),
1005 CMN_EVENT_SBSX(CMN_ANY, txrsp_flitv, 0x06),
1006 CMN_EVENT_SBSX(CMN_ANY, rd_req_trkr_occ_cnt_ovfl, 0x11),
1007 CMN_EVENT_SBSX(CMN_ANY, wr_req_trkr_occ_cnt_ovfl, 0x12),
1008 CMN_EVENT_SBSX(CMN_ANY, cmo_req_trkr_occ_cnt_ovfl, 0x13),
1009 CMN_EVENT_SBSX(CMN_ANY, wdb_occ_cnt_ovfl, 0x14),
1010 CMN_EVENT_SBSX(CMN_ANY, rd_axi_trkr_occ_cnt_ovfl, 0x15),
1011 CMN_EVENT_SBSX(CMN_ANY, cmo_axi_trkr_occ_cnt_ovfl, 0x16),
1012 CMN_EVENT_SBSX(NOT_CMN600, rdb_occ_cnt_ovfl, 0x17),
1013 CMN_EVENT_SBSX(CMN_ANY, arvalid_no_arready, 0x21),
1014 CMN_EVENT_SBSX(CMN_ANY, awvalid_no_awready, 0x22),
1015 CMN_EVENT_SBSX(CMN_ANY, wvalid_no_wready, 0x23),
1016 CMN_EVENT_SBSX(CMN_ANY, txdat_stall, 0x24),
1017 CMN_EVENT_SBSX(CMN_ANY, txrsp_stall, 0x25),
1018
1019 CMN_EVENT_RNID(CMN_ANY, s0_rdata_beats, 0x01),
1020 CMN_EVENT_RNID(CMN_ANY, s1_rdata_beats, 0x02),
1021 CMN_EVENT_RNID(CMN_ANY, s2_rdata_beats, 0x03),
1022 CMN_EVENT_RNID(CMN_ANY, rxdat_flits, 0x04),
1023 CMN_EVENT_RNID(CMN_ANY, txdat_flits, 0x05),
1024 CMN_EVENT_RNID(CMN_ANY, txreq_flits_total, 0x06),
1025 CMN_EVENT_RNID(CMN_ANY, txreq_flits_retried, 0x07),
1026 CMN_EVENT_RNID(CMN_ANY, rrt_occ_ovfl, 0x08),
1027 CMN_EVENT_RNID(CMN_ANY, wrt_occ_ovfl, 0x09),
1028 CMN_EVENT_RNID(CMN_ANY, txreq_flits_replayed, 0x0a),
1029 CMN_EVENT_RNID(CMN_ANY, wrcancel_sent, 0x0b),
1030 CMN_EVENT_RNID(CMN_ANY, s0_wdata_beats, 0x0c),
1031 CMN_EVENT_RNID(CMN_ANY, s1_wdata_beats, 0x0d),
1032 CMN_EVENT_RNID(CMN_ANY, s2_wdata_beats, 0x0e),
1033 CMN_EVENT_RNID(CMN_ANY, rrt_alloc, 0x0f),
1034 CMN_EVENT_RNID(CMN_ANY, wrt_alloc, 0x10),
1035 CMN_EVENT_RNID(CMN600, rdb_unord, 0x11),
1036 CMN_EVENT_RNID(CMN600, rdb_replay, 0x12),
1037 CMN_EVENT_RNID(CMN600, rdb_hybrid, 0x13),
1038 CMN_EVENT_RNID(CMN600, rdb_ord, 0x14),
1039 CMN_EVENT_RNID(NOT_CMN600, padb_occ_ovfl, 0x11),
1040 CMN_EVENT_RNID(NOT_CMN600, rpdb_occ_ovfl, 0x12),
1041 CMN_EVENT_RNID(NOT_CMN600, rrt_occup_ovfl_slice1, 0x13),
1042 CMN_EVENT_RNID(NOT_CMN600, rrt_occup_ovfl_slice2, 0x14),
1043 CMN_EVENT_RNID(NOT_CMN600, rrt_occup_ovfl_slice3, 0x15),
1044 CMN_EVENT_RNID(NOT_CMN600, wrt_throttled, 0x16),
1045 CMN_EVENT_RNID(CMN700, ldb_full, 0x17),
1046 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice0, 0x18),
1047 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice1, 0x19),
1048 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice2, 0x1a),
1049 CMN_EVENT_RNID(CMN700, rrt_rd_req_occup_ovfl_slice3, 0x1b),
1050 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice0, 0x1c),
1051 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice1, 0x1d),
1052 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice2, 0x1e),
1053 CMN_EVENT_RNID(CMN700, rrt_burst_occup_ovfl_slice3, 0x1f),
1054 CMN_EVENT_RNID(CMN700, rrt_burst_alloc, 0x20),
1055 CMN_EVENT_RNID(CMN700, awid_hash, 0x21),
1056 CMN_EVENT_RNID(CMN700, atomic_alloc, 0x22),
1057 CMN_EVENT_RNID(CMN700, atomic_occ_ovfl, 0x23),
1058
1059 CMN_EVENT_MTSX(tc_lookup, 0x01),
1060 CMN_EVENT_MTSX(tc_fill, 0x02),
1061 CMN_EVENT_MTSX(tc_miss, 0x03),
1062 CMN_EVENT_MTSX(tdb_forward, 0x04),
1063 CMN_EVENT_MTSX(tcq_hazard, 0x05),
1064 CMN_EVENT_MTSX(tcq_rd_alloc, 0x06),
1065 CMN_EVENT_MTSX(tcq_wr_alloc, 0x07),
1066 CMN_EVENT_MTSX(tcq_cmo_alloc, 0x08),
1067 CMN_EVENT_MTSX(axi_rd_req, 0x09),
1068 CMN_EVENT_MTSX(axi_wr_req, 0x0a),
1069 CMN_EVENT_MTSX(tcq_occ_cnt_ovfl, 0x0b),
1070 CMN_EVENT_MTSX(tdb_occ_cnt_ovfl, 0x0c),
1071
1072 CMN_EVENT_CXRA(CMN_ANY, rht_occ, 0x01),
1073 CMN_EVENT_CXRA(CMN_ANY, sht_occ, 0x02),
1074 CMN_EVENT_CXRA(CMN_ANY, rdb_occ, 0x03),
1075 CMN_EVENT_CXRA(CMN_ANY, wdb_occ, 0x04),
1076 CMN_EVENT_CXRA(CMN_ANY, ssb_occ, 0x05),
1077 CMN_EVENT_CXRA(CMN_ANY, snp_bcasts, 0x06),
1078 CMN_EVENT_CXRA(CMN_ANY, req_chains, 0x07),
1079 CMN_EVENT_CXRA(CMN_ANY, req_chain_avglen, 0x08),
1080 CMN_EVENT_CXRA(CMN_ANY, chirsp_stalls, 0x09),
1081 CMN_EVENT_CXRA(CMN_ANY, chidat_stalls, 0x0a),
1082 CMN_EVENT_CXRA(CMN_ANY, cxreq_pcrd_stalls_link0, 0x0b),
1083 CMN_EVENT_CXRA(CMN_ANY, cxreq_pcrd_stalls_link1, 0x0c),
1084 CMN_EVENT_CXRA(CMN_ANY, cxreq_pcrd_stalls_link2, 0x0d),
1085 CMN_EVENT_CXRA(CMN_ANY, cxdat_pcrd_stalls_link0, 0x0e),
1086 CMN_EVENT_CXRA(CMN_ANY, cxdat_pcrd_stalls_link1, 0x0f),
1087 CMN_EVENT_CXRA(CMN_ANY, cxdat_pcrd_stalls_link2, 0x10),
1088 CMN_EVENT_CXRA(CMN_ANY, external_chirsp_stalls, 0x11),
1089 CMN_EVENT_CXRA(CMN_ANY, external_chidat_stalls, 0x12),
1090 CMN_EVENT_CXRA(NOT_CMN600, cxmisc_pcrd_stalls_link0, 0x13),
1091 CMN_EVENT_CXRA(NOT_CMN600, cxmisc_pcrd_stalls_link1, 0x14),
1092 CMN_EVENT_CXRA(NOT_CMN600, cxmisc_pcrd_stalls_link2, 0x15),
1093
1094 CMN_EVENT_CXHA(rddatbyp, 0x21),
1095 CMN_EVENT_CXHA(chirsp_up_stall, 0x22),
1096 CMN_EVENT_CXHA(chidat_up_stall, 0x23),
1097 CMN_EVENT_CXHA(snppcrd_link0_stall, 0x24),
1098 CMN_EVENT_CXHA(snppcrd_link1_stall, 0x25),
1099 CMN_EVENT_CXHA(snppcrd_link2_stall, 0x26),
1100 CMN_EVENT_CXHA(reqtrk_occ, 0x27),
1101 CMN_EVENT_CXHA(rdb_occ, 0x28),
1102 CMN_EVENT_CXHA(rdbyp_occ, 0x29),
1103 CMN_EVENT_CXHA(wdb_occ, 0x2a),
1104 CMN_EVENT_CXHA(snptrk_occ, 0x2b),
1105 CMN_EVENT_CXHA(sdb_occ, 0x2c),
1106 CMN_EVENT_CXHA(snphaz_occ, 0x2d),
1107
1108 CMN_EVENT_CCRA(rht_occ, 0x41),
1109 CMN_EVENT_CCRA(sht_occ, 0x42),
1110 CMN_EVENT_CCRA(rdb_occ, 0x43),
1111 CMN_EVENT_CCRA(wdb_occ, 0x44),
1112 CMN_EVENT_CCRA(ssb_occ, 0x45),
1113 CMN_EVENT_CCRA(snp_bcasts, 0x46),
1114 CMN_EVENT_CCRA(req_chains, 0x47),
1115 CMN_EVENT_CCRA(req_chain_avglen, 0x48),
1116 CMN_EVENT_CCRA(chirsp_stalls, 0x49),
1117 CMN_EVENT_CCRA(chidat_stalls, 0x4a),
1118 CMN_EVENT_CCRA(cxreq_pcrd_stalls_link0, 0x4b),
1119 CMN_EVENT_CCRA(cxreq_pcrd_stalls_link1, 0x4c),
1120 CMN_EVENT_CCRA(cxreq_pcrd_stalls_link2, 0x4d),
1121 CMN_EVENT_CCRA(cxdat_pcrd_stalls_link0, 0x4e),
1122 CMN_EVENT_CCRA(cxdat_pcrd_stalls_link1, 0x4f),
1123 CMN_EVENT_CCRA(cxdat_pcrd_stalls_link2, 0x50),
1124 CMN_EVENT_CCRA(external_chirsp_stalls, 0x51),
1125 CMN_EVENT_CCRA(external_chidat_stalls, 0x52),
1126 CMN_EVENT_CCRA(cxmisc_pcrd_stalls_link0, 0x53),
1127 CMN_EVENT_CCRA(cxmisc_pcrd_stalls_link1, 0x54),
1128 CMN_EVENT_CCRA(cxmisc_pcrd_stalls_link2, 0x55),
1129 CMN_EVENT_CCRA(rht_alloc, 0x56),
1130 CMN_EVENT_CCRA(sht_alloc, 0x57),
1131 CMN_EVENT_CCRA(rdb_alloc, 0x58),
1132 CMN_EVENT_CCRA(wdb_alloc, 0x59),
1133 CMN_EVENT_CCRA(ssb_alloc, 0x5a),
1134
1135 CMN_EVENT_CCHA(rddatbyp, 0x61),
1136 CMN_EVENT_CCHA(chirsp_up_stall, 0x62),
1137 CMN_EVENT_CCHA(chidat_up_stall, 0x63),
1138 CMN_EVENT_CCHA(snppcrd_link0_stall, 0x64),
1139 CMN_EVENT_CCHA(snppcrd_link1_stall, 0x65),
1140 CMN_EVENT_CCHA(snppcrd_link2_stall, 0x66),
1141 CMN_EVENT_CCHA(reqtrk_occ, 0x67),
1142 CMN_EVENT_CCHA(rdb_occ, 0x68),
1143 CMN_EVENT_CCHA(rdbyp_occ, 0x69),
1144 CMN_EVENT_CCHA(wdb_occ, 0x6a),
1145 CMN_EVENT_CCHA(snptrk_occ, 0x6b),
1146 CMN_EVENT_CCHA(sdb_occ, 0x6c),
1147 CMN_EVENT_CCHA(snphaz_occ, 0x6d),
1148 CMN_EVENT_CCHA(reqtrk_alloc, 0x6e),
1149 CMN_EVENT_CCHA(rdb_alloc, 0x6f),
1150 CMN_EVENT_CCHA(rdbyp_alloc, 0x70),
1151 CMN_EVENT_CCHA(wdb_alloc, 0x71),
1152 CMN_EVENT_CCHA(snptrk_alloc, 0x72),
1153 CMN_EVENT_CCHA(sdb_alloc, 0x73),
1154 CMN_EVENT_CCHA(snphaz_alloc, 0x74),
1155 CMN_EVENT_CCHA(pb_rhu_req_occ, 0x75),
1156 CMN_EVENT_CCHA(pb_rhu_req_alloc, 0x76),
1157 CMN_EVENT_CCHA(pb_rhu_pcie_req_occ, 0x77),
1158 CMN_EVENT_CCHA(pb_rhu_pcie_req_alloc, 0x78),
1159 CMN_EVENT_CCHA(pb_pcie_wr_req_occ, 0x79),
1160 CMN_EVENT_CCHA(pb_pcie_wr_req_alloc, 0x7a),
1161 CMN_EVENT_CCHA(pb_pcie_reg_req_occ, 0x7b),
1162 CMN_EVENT_CCHA(pb_pcie_reg_req_alloc, 0x7c),
1163 CMN_EVENT_CCHA(pb_pcie_rsvd_req_occ, 0x7d),
1164 CMN_EVENT_CCHA(pb_pcie_rsvd_req_alloc, 0x7e),
1165 CMN_EVENT_CCHA(pb_rhu_dat_occ, 0x7f),
1166 CMN_EVENT_CCHA(pb_rhu_dat_alloc, 0x80),
1167 CMN_EVENT_CCHA(pb_rhu_pcie_dat_occ, 0x81),
1168 CMN_EVENT_CCHA(pb_rhu_pcie_dat_alloc, 0x82),
1169 CMN_EVENT_CCHA(pb_pcie_wr_dat_occ, 0x83),
1170 CMN_EVENT_CCHA(pb_pcie_wr_dat_alloc, 0x84),
1171
1172 CMN_EVENT_CCLA(rx_cxs, 0x21),
1173 CMN_EVENT_CCLA(tx_cxs, 0x22),
1174 CMN_EVENT_CCLA(rx_cxs_avg_size, 0x23),
1175 CMN_EVENT_CCLA(tx_cxs_avg_size, 0x24),
1176 CMN_EVENT_CCLA(tx_cxs_lcrd_backpressure, 0x25),
1177 CMN_EVENT_CCLA(link_crdbuf_occ, 0x26),
1178 CMN_EVENT_CCLA(link_crdbuf_alloc, 0x27),
1179 CMN_EVENT_CCLA(pfwd_rcvr_cxs, 0x28),
1180 CMN_EVENT_CCLA(pfwd_sndr_num_flits, 0x29),
1181 CMN_EVENT_CCLA(pfwd_sndr_stalls_static_crd, 0x2a),
1182 CMN_EVENT_CCLA(pfwd_sndr_stalls_dynmaic_crd, 0x2b),
1183
1184 CMN_EVENT_HNS_HBT(cache_miss, 0x01),
1185 CMN_EVENT_HNS_HBT(slc_sf_cache_access, 0x02),
1186 CMN_EVENT_HNS_HBT(cache_fill, 0x03),
1187 CMN_EVENT_HNS_HBT(pocq_retry, 0x04),
1188 CMN_EVENT_HNS_HBT(pocq_reqs_recvd, 0x05),
1189 CMN_EVENT_HNS_HBT(sf_hit, 0x06),
1190 CMN_EVENT_HNS_HBT(sf_evictions, 0x07),
1191 CMN_EVENT_HNS(dir_snoops_sent, 0x08),
1192 CMN_EVENT_HNS(brd_snoops_sent, 0x09),
1193 CMN_EVENT_HNS_HBT(slc_eviction, 0x0a),
1194 CMN_EVENT_HNS_HBT(slc_fill_invalid_way, 0x0b),
1195 CMN_EVENT_HNS(mc_retries_local, 0x0c),
1196 CMN_EVENT_HNS_SNH(mc_reqs_local, 0x0d),
1197 CMN_EVENT_HNS(qos_hh_retry, 0x0e),
1198 CMN_EVENT_HNS_OCC(qos_pocq_occupancy, 0x0f),
1199 CMN_EVENT_HNS(pocq_addrhaz, 0x10),
1200 CMN_EVENT_HNS(pocq_atomic_addrhaz, 0x11),
1201 CMN_EVENT_HNS(ld_st_swp_adq_full, 0x12),
1202 CMN_EVENT_HNS(cmp_adq_full, 0x13),
1203 CMN_EVENT_HNS(txdat_stall, 0x14),
1204 CMN_EVENT_HNS(txrsp_stall, 0x15),
1205 CMN_EVENT_HNS(seq_full, 0x16),
1206 CMN_EVENT_HNS(seq_hit, 0x17),
1207 CMN_EVENT_HNS(snp_sent, 0x18),
1208 CMN_EVENT_HNS(sfbi_dir_snp_sent, 0x19),
1209 CMN_EVENT_HNS(sfbi_brd_snp_sent, 0x1a),
1210 CMN_EVENT_HNS(intv_dirty, 0x1c),
1211 CMN_EVENT_HNS(stash_snp_sent, 0x1d),
1212 CMN_EVENT_HNS(stash_data_pull, 0x1e),
1213 CMN_EVENT_HNS(snp_fwded, 0x1f),
1214 CMN_EVENT_HNS(atomic_fwd, 0x20),
1215 CMN_EVENT_HNS(mpam_hardlim, 0x21),
1216 CMN_EVENT_HNS(mpam_softlim, 0x22),
1217 CMN_EVENT_HNS(snp_sent_cluster, 0x23),
1218 CMN_EVENT_HNS(sf_imprecise_evict, 0x24),
1219 CMN_EVENT_HNS(sf_evict_shared_line, 0x25),
1220 CMN_EVENT_HNS_CLS(pocq_class_occup, 0x26),
1221 CMN_EVENT_HNS_CLS(pocq_class_retry, 0x27),
1222 CMN_EVENT_HNS_CLS(class_mc_reqs_local, 0x28),
1223 CMN_EVENT_HNS_CLS(class_cgnt_cmin, 0x29),
1224 CMN_EVENT_HNS_SNT(sn_throttle, 0x2a),
1225 CMN_EVENT_HNS_SNT(sn_throttle_min, 0x2b),
1226 CMN_EVENT_HNS(sf_precise_to_imprecise, 0x2c),
1227 CMN_EVENT_HNS(snp_intv_cln, 0x2d),
1228 CMN_EVENT_HNS(nc_excl, 0x2e),
1229 CMN_EVENT_HNS(excl_mon_ovfl, 0x2f),
1230 CMN_EVENT_HNS(snp_req_recvd, 0x30),
1231 CMN_EVENT_HNS(snp_req_byp_pocq, 0x31),
1232 CMN_EVENT_HNS(dir_ccgha_snp_sent, 0x32),
1233 CMN_EVENT_HNS(brd_ccgha_snp_sent, 0x33),
1234 CMN_EVENT_HNS(ccgha_snp_stall, 0x34),
1235 CMN_EVENT_HNS(lbt_req_hardlim, 0x35),
1236 CMN_EVENT_HNS(hbt_req_hardlim, 0x36),
1237 CMN_EVENT_HNS(sf_reupdate, 0x37),
1238 CMN_EVENT_HNS(excl_sf_imprecise, 0x38),
1239 CMN_EVENT_HNS(snp_pocq_addrhaz, 0x39),
1240 CMN_EVENT_HNS(mc_retries_remote, 0x3a),
1241 CMN_EVENT_HNS_SNH(mc_reqs_remote, 0x3b),
1242 CMN_EVENT_HNS_CLS(class_mc_reqs_remote, 0x3c),
1243
1244 NULL
1245};
1246
1247static const struct attribute_group arm_cmn_event_attrs_group = {
1248 .name = "events",
1249 .attrs = arm_cmn_event_attrs,
1250 .is_visible = arm_cmn_event_attr_is_visible,
1251};
1252
1253static ssize_t arm_cmn_format_show(struct device *dev,
1254 struct device_attribute *attr, char *buf)
1255{
1256 struct arm_cmn_format_attr *fmt = container_of(attr, typeof(*fmt), attr);
1257 int lo = __ffs(fmt->field), hi = __fls(fmt->field);
1258
1259 if (lo == hi)
1260 return sysfs_emit(buf, "config:%d\n", lo);
1261
1262 if (!fmt->config)
1263 return sysfs_emit(buf, "config:%d-%d\n", lo, hi);
1264
1265 return sysfs_emit(buf, "config%d:%d-%d\n", fmt->config, lo, hi);
1266}
1267
1268#define _CMN_FORMAT_ATTR(_name, _cfg, _fld) \
1269 (&((struct arm_cmn_format_attr[]) {{ \
1270 .attr = __ATTR(_name, 0444, arm_cmn_format_show, NULL), \
1271 .config = _cfg, \
1272 .field = _fld, \
1273 }})[0].attr.attr)
1274#define CMN_FORMAT_ATTR(_name, _fld) _CMN_FORMAT_ATTR(_name, 0, _fld)
1275
1276static struct attribute *arm_cmn_format_attrs[] = {
1277 CMN_FORMAT_ATTR(type, CMN_CONFIG_TYPE),
1278 CMN_FORMAT_ATTR(eventid, CMN_CONFIG_EVENTID),
1279 CMN_FORMAT_ATTR(occupid, CMN_CONFIG_OCCUPID),
1280 CMN_FORMAT_ATTR(bynodeid, CMN_CONFIG_BYNODEID),
1281 CMN_FORMAT_ATTR(nodeid, CMN_CONFIG_NODEID),
1282
1283 CMN_FORMAT_ATTR(wp_dev_sel, CMN_CONFIG_WP_DEV_SEL),
1284 CMN_FORMAT_ATTR(wp_chn_sel, CMN_CONFIG_WP_CHN_SEL),
1285 CMN_FORMAT_ATTR(wp_grp, CMN_CONFIG_WP_GRP),
1286 CMN_FORMAT_ATTR(wp_exclusive, CMN_CONFIG_WP_EXCLUSIVE),
1287 CMN_FORMAT_ATTR(wp_combine, CMN_CONFIG_WP_COMBINE),
1288
1289 _CMN_FORMAT_ATTR(wp_val, 1, CMN_CONFIG1_WP_VAL),
1290 _CMN_FORMAT_ATTR(wp_mask, 2, CMN_CONFIG2_WP_MASK),
1291
1292 NULL
1293};
1294
1295static const struct attribute_group arm_cmn_format_attrs_group = {
1296 .name = "format",
1297 .attrs = arm_cmn_format_attrs,
1298};
1299
1300static ssize_t arm_cmn_cpumask_show(struct device *dev,
1301 struct device_attribute *attr, char *buf)
1302{
1303 struct arm_cmn *cmn = to_cmn(dev_get_drvdata(dev));
1304
1305 return cpumap_print_to_pagebuf(true, buf, cpumask_of(cmn->cpu));
1306}
1307
1308static struct device_attribute arm_cmn_cpumask_attr =
1309 __ATTR(cpumask, 0444, arm_cmn_cpumask_show, NULL);
1310
1311static ssize_t arm_cmn_identifier_show(struct device *dev,
1312 struct device_attribute *attr, char *buf)
1313{
1314 struct arm_cmn *cmn = to_cmn(dev_get_drvdata(dev));
1315
1316 return sysfs_emit(buf, "%03x%02x\n", cmn->part, cmn->rev);
1317}
1318
1319static struct device_attribute arm_cmn_identifier_attr =
1320 __ATTR(identifier, 0444, arm_cmn_identifier_show, NULL);
1321
1322static struct attribute *arm_cmn_other_attrs[] = {
1323 &arm_cmn_cpumask_attr.attr,
1324 &arm_cmn_identifier_attr.attr,
1325 NULL,
1326};
1327
1328static const struct attribute_group arm_cmn_other_attrs_group = {
1329 .attrs = arm_cmn_other_attrs,
1330};
1331
1332static const struct attribute_group *arm_cmn_attr_groups[] = {
1333 &arm_cmn_event_attrs_group,
1334 &arm_cmn_format_attrs_group,
1335 &arm_cmn_other_attrs_group,
1336 NULL
1337};
1338
1339static int arm_cmn_wp_idx(struct perf_event *event)
1340{
1341 return CMN_EVENT_EVENTID(event) + CMN_EVENT_WP_GRP(event);
1342}
1343
1344static u32 arm_cmn_wp_config(struct perf_event *event)
1345{
1346 u32 config;
1347 u32 dev = CMN_EVENT_WP_DEV_SEL(event);
1348 u32 chn = CMN_EVENT_WP_CHN_SEL(event);
1349 u32 grp = CMN_EVENT_WP_GRP(event);
1350 u32 exc = CMN_EVENT_WP_EXCLUSIVE(event);
1351 u32 combine = CMN_EVENT_WP_COMBINE(event);
1352 bool is_cmn600 = to_cmn(event->pmu)->part == PART_CMN600;
1353
1354 config = FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_DEV_SEL, dev) |
1355 FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_CHN_SEL, chn) |
1356 FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_GRP, grp) |
1357 FIELD_PREP(CMN_DTM_WPn_CONFIG_WP_DEV_SEL2, dev >> 1);
1358 if (exc)
1359 config |= is_cmn600 ? CMN600_WPn_CONFIG_WP_EXCLUSIVE :
1360 CMN_DTM_WPn_CONFIG_WP_EXCLUSIVE;
1361 if (combine && !grp)
1362 config |= is_cmn600 ? CMN600_WPn_CONFIG_WP_COMBINE :
1363 CMN_DTM_WPn_CONFIG_WP_COMBINE;
1364 return config;
1365}
1366
1367static void arm_cmn_set_state(struct arm_cmn *cmn, u32 state)
1368{
1369 if (!cmn->state)
1370 writel_relaxed(0, cmn->dtc[0].base + CMN_DT_PMCR);
1371 cmn->state |= state;
1372}
1373
1374static void arm_cmn_clear_state(struct arm_cmn *cmn, u32 state)
1375{
1376 cmn->state &= ~state;
1377 if (!cmn->state)
1378 writel_relaxed(CMN_DT_PMCR_PMU_EN | CMN_DT_PMCR_OVFL_INTR_EN,
1379 cmn->dtc[0].base + CMN_DT_PMCR);
1380}
1381
1382static void arm_cmn_pmu_enable(struct pmu *pmu)
1383{
1384 arm_cmn_clear_state(to_cmn(pmu), CMN_STATE_DISABLED);
1385}
1386
1387static void arm_cmn_pmu_disable(struct pmu *pmu)
1388{
1389 arm_cmn_set_state(to_cmn(pmu), CMN_STATE_DISABLED);
1390}
1391
1392static u64 arm_cmn_read_dtm(struct arm_cmn *cmn, struct arm_cmn_hw_event *hw,
1393 bool snapshot)
1394{
1395 struct arm_cmn_dtm *dtm = NULL;
1396 struct arm_cmn_node *dn;
1397 unsigned int i, offset, dtm_idx;
1398 u64 reg, count = 0;
1399
1400 offset = snapshot ? CMN_DTM_PMEVCNTSR : CMN_DTM_PMEVCNT;
1401 for_each_hw_dn(hw, dn, i) {
1402 if (dtm != &cmn->dtms[dn->dtm]) {
1403 dtm = &cmn->dtms[dn->dtm] + hw->dtm_offset;
1404 reg = readq_relaxed(dtm->base + offset);
1405 }
1406 dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1407 count += (u16)(reg >> (dtm_idx * 16));
1408 }
1409 return count;
1410}
1411
1412static u64 arm_cmn_read_cc(struct arm_cmn_dtc *dtc)
1413{
1414 u64 val = readq_relaxed(dtc->base + CMN_DT_PMCCNTR);
1415
1416 writeq_relaxed(CMN_CC_INIT, dtc->base + CMN_DT_PMCCNTR);
1417 return (val - CMN_CC_INIT) & ((CMN_CC_INIT << 1) - 1);
1418}
1419
1420static u32 arm_cmn_read_counter(struct arm_cmn_dtc *dtc, int idx)
1421{
1422 u32 val, pmevcnt = CMN_DT_PMEVCNT(idx);
1423
1424 val = readl_relaxed(dtc->base + pmevcnt);
1425 writel_relaxed(CMN_COUNTER_INIT, dtc->base + pmevcnt);
1426 return val - CMN_COUNTER_INIT;
1427}
1428
1429static void arm_cmn_init_counter(struct perf_event *event)
1430{
1431 struct arm_cmn *cmn = to_cmn(event->pmu);
1432 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1433 u64 count;
1434
1435 for_each_hw_dtc_idx(hw, i, idx) {
1436 writel_relaxed(CMN_COUNTER_INIT, cmn->dtc[i].base + CMN_DT_PMEVCNT(idx));
1437 cmn->dtc[i].counters[idx] = event;
1438 }
1439
1440 count = arm_cmn_read_dtm(cmn, hw, false);
1441 local64_set(&event->hw.prev_count, count);
1442}
1443
1444static void arm_cmn_event_read(struct perf_event *event)
1445{
1446 struct arm_cmn *cmn = to_cmn(event->pmu);
1447 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1448 u64 delta, new, prev;
1449 unsigned long flags;
1450
1451 if (CMN_EVENT_TYPE(event) == CMN_TYPE_DTC) {
1452 delta = arm_cmn_read_cc(cmn->dtc + hw->dtc_idx[0]);
1453 local64_add(delta, &event->count);
1454 return;
1455 }
1456 new = arm_cmn_read_dtm(cmn, hw, false);
1457 prev = local64_xchg(&event->hw.prev_count, new);
1458
1459 delta = new - prev;
1460
1461 local_irq_save(flags);
1462 for_each_hw_dtc_idx(hw, i, idx) {
1463 new = arm_cmn_read_counter(cmn->dtc + i, idx);
1464 delta += new << 16;
1465 }
1466 local_irq_restore(flags);
1467 local64_add(delta, &event->count);
1468}
1469
1470static int arm_cmn_set_event_sel_hi(struct arm_cmn_node *dn,
1471 enum cmn_filter_select fsel, u8 occupid)
1472{
1473 u64 reg;
1474
1475 if (fsel == SEL_NONE)
1476 return 0;
1477
1478 if (!dn->occupid[fsel].count) {
1479 dn->occupid[fsel].val = occupid;
1480 reg = FIELD_PREP(CMN__PMU_CBUSY_SNTHROTTLE_SEL,
1481 dn->occupid[SEL_CBUSY_SNTHROTTLE_SEL].val) |
1482 FIELD_PREP(CMN__PMU_SN_HOME_SEL,
1483 dn->occupid[SEL_SN_HOME_SEL].val) |
1484 FIELD_PREP(CMN__PMU_HBT_LBT_SEL,
1485 dn->occupid[SEL_HBT_LBT_SEL].val) |
1486 FIELD_PREP(CMN__PMU_CLASS_OCCUP_ID,
1487 dn->occupid[SEL_CLASS_OCCUP_ID].val) |
1488 FIELD_PREP(CMN__PMU_OCCUP1_ID,
1489 dn->occupid[SEL_OCCUP1ID].val);
1490 writel_relaxed(reg >> 32, dn->pmu_base + CMN_PMU_EVENT_SEL + 4);
1491 } else if (dn->occupid[fsel].val != occupid) {
1492 return -EBUSY;
1493 }
1494 dn->occupid[fsel].count++;
1495 return 0;
1496}
1497
1498static void arm_cmn_set_event_sel_lo(struct arm_cmn_node *dn, int dtm_idx,
1499 int eventid, bool wide_sel)
1500{
1501 if (wide_sel) {
1502 dn->event_w[dtm_idx] = eventid;
1503 writeq_relaxed(le64_to_cpu(dn->event_sel_w), dn->pmu_base + CMN_PMU_EVENT_SEL);
1504 } else {
1505 dn->event[dtm_idx] = eventid;
1506 writel_relaxed(le32_to_cpu(dn->event_sel), dn->pmu_base + CMN_PMU_EVENT_SEL);
1507 }
1508}
1509
1510static void arm_cmn_event_start(struct perf_event *event, int flags)
1511{
1512 struct arm_cmn *cmn = to_cmn(event->pmu);
1513 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1514 struct arm_cmn_node *dn;
1515 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1516 int i;
1517
1518 if (type == CMN_TYPE_DTC) {
1519 i = hw->dtc_idx[0];
1520 writeq_relaxed(CMN_CC_INIT, cmn->dtc[i].base + CMN_DT_PMCCNTR);
1521 cmn->dtc[i].cc_active = true;
1522 } else if (type == CMN_TYPE_WP) {
1523 int wp_idx = arm_cmn_wp_idx(event);
1524 u64 val = CMN_EVENT_WP_VAL(event);
1525 u64 mask = CMN_EVENT_WP_MASK(event);
1526
1527 for_each_hw_dn(hw, dn, i) {
1528 void __iomem *base = dn->pmu_base + CMN_DTM_OFFSET(hw->dtm_offset);
1529
1530 writeq_relaxed(val, base + CMN_DTM_WPn_VAL(wp_idx));
1531 writeq_relaxed(mask, base + CMN_DTM_WPn_MASK(wp_idx));
1532 }
1533 } else for_each_hw_dn(hw, dn, i) {
1534 int dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1535
1536 arm_cmn_set_event_sel_lo(dn, dtm_idx, CMN_EVENT_EVENTID(event),
1537 hw->wide_sel);
1538 }
1539}
1540
1541static void arm_cmn_event_stop(struct perf_event *event, int flags)
1542{
1543 struct arm_cmn *cmn = to_cmn(event->pmu);
1544 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1545 struct arm_cmn_node *dn;
1546 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1547 int i;
1548
1549 if (type == CMN_TYPE_DTC) {
1550 i = hw->dtc_idx[0];
1551 cmn->dtc[i].cc_active = false;
1552 } else if (type == CMN_TYPE_WP) {
1553 int wp_idx = arm_cmn_wp_idx(event);
1554
1555 for_each_hw_dn(hw, dn, i) {
1556 void __iomem *base = dn->pmu_base + CMN_DTM_OFFSET(hw->dtm_offset);
1557
1558 writeq_relaxed(0, base + CMN_DTM_WPn_MASK(wp_idx));
1559 writeq_relaxed(~0ULL, base + CMN_DTM_WPn_VAL(wp_idx));
1560 }
1561 } else for_each_hw_dn(hw, dn, i) {
1562 int dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1563
1564 arm_cmn_set_event_sel_lo(dn, dtm_idx, 0, hw->wide_sel);
1565 }
1566
1567 arm_cmn_event_read(event);
1568}
1569
1570struct arm_cmn_val {
1571 u8 dtm_count[CMN_MAX_DTMS];
1572 u8 occupid[CMN_MAX_DTMS][SEL_MAX];
1573 u8 wp[CMN_MAX_DTMS][4];
1574 int dtc_count[CMN_MAX_DTCS];
1575 bool cycles;
1576};
1577
1578static void arm_cmn_val_add_event(struct arm_cmn *cmn, struct arm_cmn_val *val,
1579 struct perf_event *event)
1580{
1581 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1582 struct arm_cmn_node *dn;
1583 enum cmn_node_type type;
1584 int i;
1585
1586 if (is_software_event(event))
1587 return;
1588
1589 type = CMN_EVENT_TYPE(event);
1590 if (type == CMN_TYPE_DTC) {
1591 val->cycles = true;
1592 return;
1593 }
1594
1595 for_each_hw_dtc_idx(hw, dtc, idx)
1596 val->dtc_count[dtc]++;
1597
1598 for_each_hw_dn(hw, dn, i) {
1599 int wp_idx, dtm = dn->dtm, sel = hw->filter_sel;
1600
1601 val->dtm_count[dtm]++;
1602
1603 if (sel > SEL_NONE)
1604 val->occupid[dtm][sel] = CMN_EVENT_OCCUPID(event) + 1;
1605
1606 if (type != CMN_TYPE_WP)
1607 continue;
1608
1609 wp_idx = arm_cmn_wp_idx(event);
1610 val->wp[dtm][wp_idx] = CMN_EVENT_WP_COMBINE(event) + 1;
1611 }
1612}
1613
1614static int arm_cmn_validate_group(struct arm_cmn *cmn, struct perf_event *event)
1615{
1616 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1617 struct arm_cmn_node *dn;
1618 struct perf_event *sibling, *leader = event->group_leader;
1619 enum cmn_node_type type;
1620 struct arm_cmn_val *val;
1621 int i, ret = -EINVAL;
1622
1623 if (leader == event)
1624 return 0;
1625
1626 if (event->pmu != leader->pmu && !is_software_event(leader))
1627 return -EINVAL;
1628
1629 val = kzalloc(sizeof(*val), GFP_KERNEL);
1630 if (!val)
1631 return -ENOMEM;
1632
1633 arm_cmn_val_add_event(cmn, val, leader);
1634 for_each_sibling_event(sibling, leader)
1635 arm_cmn_val_add_event(cmn, val, sibling);
1636
1637 type = CMN_EVENT_TYPE(event);
1638 if (type == CMN_TYPE_DTC) {
1639 ret = val->cycles ? -EINVAL : 0;
1640 goto done;
1641 }
1642
1643 for (i = 0; i < CMN_MAX_DTCS; i++)
1644 if (val->dtc_count[i] == CMN_DT_NUM_COUNTERS)
1645 goto done;
1646
1647 for_each_hw_dn(hw, dn, i) {
1648 int wp_idx, wp_cmb, dtm = dn->dtm, sel = hw->filter_sel;
1649
1650 if (val->dtm_count[dtm] == CMN_DTM_NUM_COUNTERS)
1651 goto done;
1652
1653 if (sel > SEL_NONE && val->occupid[dtm][sel] &&
1654 val->occupid[dtm][sel] != CMN_EVENT_OCCUPID(event) + 1)
1655 goto done;
1656
1657 if (type != CMN_TYPE_WP)
1658 continue;
1659
1660 wp_idx = arm_cmn_wp_idx(event);
1661 if (val->wp[dtm][wp_idx])
1662 goto done;
1663
1664 wp_cmb = val->wp[dtm][wp_idx ^ 1];
1665 if (wp_cmb && wp_cmb != CMN_EVENT_WP_COMBINE(event) + 1)
1666 goto done;
1667 }
1668
1669 ret = 0;
1670done:
1671 kfree(val);
1672 return ret;
1673}
1674
1675static enum cmn_filter_select arm_cmn_filter_sel(const struct arm_cmn *cmn,
1676 enum cmn_node_type type,
1677 unsigned int eventid)
1678{
1679 struct arm_cmn_event_attr *e;
1680 enum cmn_model model = arm_cmn_model(cmn);
1681
1682 for (int i = 0; i < ARRAY_SIZE(arm_cmn_event_attrs) - 1; i++) {
1683 e = container_of(arm_cmn_event_attrs[i], typeof(*e), attr.attr);
1684 if (e->model & model && e->type == type && e->eventid == eventid)
1685 return e->fsel;
1686 }
1687 return SEL_NONE;
1688}
1689
1690
1691static int arm_cmn_event_init(struct perf_event *event)
1692{
1693 struct arm_cmn *cmn = to_cmn(event->pmu);
1694 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1695 struct arm_cmn_node *dn;
1696 enum cmn_node_type type;
1697 bool bynodeid;
1698 u16 nodeid, eventid;
1699
1700 if (event->attr.type != event->pmu->type)
1701 return -ENOENT;
1702
1703 if (is_sampling_event(event) || event->attach_state & PERF_ATTACH_TASK)
1704 return -EINVAL;
1705
1706 event->cpu = cmn->cpu;
1707 if (event->cpu < 0)
1708 return -EINVAL;
1709
1710 type = CMN_EVENT_TYPE(event);
1711 /* DTC events (i.e. cycles) already have everything they need */
1712 if (type == CMN_TYPE_DTC)
1713 return arm_cmn_validate_group(cmn, event);
1714
1715 eventid = CMN_EVENT_EVENTID(event);
1716 /* For watchpoints we need the actual XP node here */
1717 if (type == CMN_TYPE_WP) {
1718 type = CMN_TYPE_XP;
1719 /* ...and we need a "real" direction */
1720 if (eventid != CMN_WP_UP && eventid != CMN_WP_DOWN)
1721 return -EINVAL;
1722 /* ...but the DTM may depend on which port we're watching */
1723 if (cmn->multi_dtm)
1724 hw->dtm_offset = CMN_EVENT_WP_DEV_SEL(event) / 2;
1725 } else if (type == CMN_TYPE_XP && cmn->part == PART_CMN700) {
1726 hw->wide_sel = true;
1727 }
1728
1729 /* This is sufficiently annoying to recalculate, so cache it */
1730 hw->filter_sel = arm_cmn_filter_sel(cmn, type, eventid);
1731
1732 bynodeid = CMN_EVENT_BYNODEID(event);
1733 nodeid = CMN_EVENT_NODEID(event);
1734
1735 hw->dn = arm_cmn_node(cmn, type);
1736 if (!hw->dn)
1737 return -EINVAL;
1738
1739 memset(hw->dtc_idx, -1, sizeof(hw->dtc_idx));
1740 for (dn = hw->dn; dn->type == type; dn++) {
1741 if (bynodeid && dn->id != nodeid) {
1742 hw->dn++;
1743 continue;
1744 }
1745 hw->num_dns++;
1746 if (dn->dtc < 0)
1747 memset(hw->dtc_idx, 0, cmn->num_dtcs);
1748 else
1749 hw->dtc_idx[dn->dtc] = 0;
1750
1751 if (bynodeid)
1752 break;
1753 }
1754
1755 if (!hw->num_dns) {
1756 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, nodeid);
1757
1758 dev_dbg(cmn->dev, "invalid node 0x%x (%d,%d,%d,%d) type 0x%x\n",
1759 nodeid, nid.x, nid.y, nid.port, nid.dev, type);
1760 return -EINVAL;
1761 }
1762
1763 return arm_cmn_validate_group(cmn, event);
1764}
1765
1766static void arm_cmn_event_clear(struct arm_cmn *cmn, struct perf_event *event,
1767 int i)
1768{
1769 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1770 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1771
1772 while (i--) {
1773 struct arm_cmn_dtm *dtm = &cmn->dtms[hw->dn[i].dtm] + hw->dtm_offset;
1774 unsigned int dtm_idx = arm_cmn_get_index(hw->dtm_idx, i);
1775
1776 if (type == CMN_TYPE_WP)
1777 dtm->wp_event[arm_cmn_wp_idx(event)] = -1;
1778
1779 if (hw->filter_sel > SEL_NONE)
1780 hw->dn[i].occupid[hw->filter_sel].count--;
1781
1782 dtm->pmu_config_low &= ~CMN__PMEVCNT_PAIRED(dtm_idx);
1783 writel_relaxed(dtm->pmu_config_low, dtm->base + CMN_DTM_PMU_CONFIG);
1784 }
1785 memset(hw->dtm_idx, 0, sizeof(hw->dtm_idx));
1786
1787 for_each_hw_dtc_idx(hw, j, idx)
1788 cmn->dtc[j].counters[idx] = NULL;
1789}
1790
1791static int arm_cmn_event_add(struct perf_event *event, int flags)
1792{
1793 struct arm_cmn *cmn = to_cmn(event->pmu);
1794 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1795 struct arm_cmn_node *dn;
1796 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1797 unsigned int input_sel, i = 0;
1798
1799 if (type == CMN_TYPE_DTC) {
1800 while (cmn->dtc[i].cycles)
1801 if (++i == cmn->num_dtcs)
1802 return -ENOSPC;
1803
1804 cmn->dtc[i].cycles = event;
1805 hw->dtc_idx[0] = i;
1806
1807 if (flags & PERF_EF_START)
1808 arm_cmn_event_start(event, 0);
1809 return 0;
1810 }
1811
1812 /* Grab the global counters first... */
1813 for_each_hw_dtc_idx(hw, j, idx) {
1814 if (cmn->part == PART_CMN600 && j > 0) {
1815 idx = hw->dtc_idx[0];
1816 } else {
1817 idx = 0;
1818 while (cmn->dtc[j].counters[idx])
1819 if (++idx == CMN_DT_NUM_COUNTERS)
1820 return -ENOSPC;
1821 }
1822 hw->dtc_idx[j] = idx;
1823 }
1824
1825 /* ...then the local counters to feed them */
1826 for_each_hw_dn(hw, dn, i) {
1827 struct arm_cmn_dtm *dtm = &cmn->dtms[dn->dtm] + hw->dtm_offset;
1828 unsigned int dtm_idx, shift, d = max_t(int, dn->dtc, 0);
1829 u64 reg;
1830
1831 dtm_idx = 0;
1832 while (dtm->pmu_config_low & CMN__PMEVCNT_PAIRED(dtm_idx))
1833 if (++dtm_idx == CMN_DTM_NUM_COUNTERS)
1834 goto free_dtms;
1835
1836 if (type == CMN_TYPE_XP) {
1837 input_sel = CMN__PMEVCNT0_INPUT_SEL_XP + dtm_idx;
1838 } else if (type == CMN_TYPE_WP) {
1839 int tmp, wp_idx = arm_cmn_wp_idx(event);
1840 u32 cfg = arm_cmn_wp_config(event);
1841
1842 if (dtm->wp_event[wp_idx] >= 0)
1843 goto free_dtms;
1844
1845 tmp = dtm->wp_event[wp_idx ^ 1];
1846 if (tmp >= 0 && CMN_EVENT_WP_COMBINE(event) !=
1847 CMN_EVENT_WP_COMBINE(cmn->dtc[d].counters[tmp]))
1848 goto free_dtms;
1849
1850 input_sel = CMN__PMEVCNT0_INPUT_SEL_WP + wp_idx;
1851 dtm->wp_event[wp_idx] = hw->dtc_idx[d];
1852 writel_relaxed(cfg, dtm->base + CMN_DTM_WPn_CONFIG(wp_idx));
1853 } else {
1854 struct arm_cmn_nodeid nid = arm_cmn_nid(cmn, dn->id);
1855
1856 if (cmn->multi_dtm)
1857 nid.port %= 2;
1858
1859 input_sel = CMN__PMEVCNT0_INPUT_SEL_DEV + dtm_idx +
1860 (nid.port << 4) + (nid.dev << 2);
1861
1862 if (arm_cmn_set_event_sel_hi(dn, hw->filter_sel, CMN_EVENT_OCCUPID(event)))
1863 goto free_dtms;
1864 }
1865
1866 arm_cmn_set_index(hw->dtm_idx, i, dtm_idx);
1867
1868 dtm->input_sel[dtm_idx] = input_sel;
1869 shift = CMN__PMEVCNTn_GLOBAL_NUM_SHIFT(dtm_idx);
1870 dtm->pmu_config_low &= ~(CMN__PMEVCNT0_GLOBAL_NUM << shift);
1871 dtm->pmu_config_low |= FIELD_PREP(CMN__PMEVCNT0_GLOBAL_NUM, hw->dtc_idx[d]) << shift;
1872 dtm->pmu_config_low |= CMN__PMEVCNT_PAIRED(dtm_idx);
1873 reg = (u64)le32_to_cpu(dtm->pmu_config_high) << 32 | dtm->pmu_config_low;
1874 writeq_relaxed(reg, dtm->base + CMN_DTM_PMU_CONFIG);
1875 }
1876
1877 /* Go go go! */
1878 arm_cmn_init_counter(event);
1879
1880 if (flags & PERF_EF_START)
1881 arm_cmn_event_start(event, 0);
1882
1883 return 0;
1884
1885free_dtms:
1886 arm_cmn_event_clear(cmn, event, i);
1887 return -ENOSPC;
1888}
1889
1890static void arm_cmn_event_del(struct perf_event *event, int flags)
1891{
1892 struct arm_cmn *cmn = to_cmn(event->pmu);
1893 struct arm_cmn_hw_event *hw = to_cmn_hw(event);
1894 enum cmn_node_type type = CMN_EVENT_TYPE(event);
1895
1896 arm_cmn_event_stop(event, PERF_EF_UPDATE);
1897
1898 if (type == CMN_TYPE_DTC)
1899 cmn->dtc[hw->dtc_idx[0]].cycles = NULL;
1900 else
1901 arm_cmn_event_clear(cmn, event, hw->num_dns);
1902}
1903
1904/*
1905 * We stop the PMU for both add and read, to avoid skew across DTM counters.
1906 * In theory we could use snapshots to read without stopping, but then it
1907 * becomes a lot trickier to deal with overlow and racing against interrupts,
1908 * plus it seems they don't work properly on some hardware anyway :(
1909 */
1910static void arm_cmn_start_txn(struct pmu *pmu, unsigned int flags)
1911{
1912 arm_cmn_set_state(to_cmn(pmu), CMN_STATE_TXN);
1913}
1914
1915static void arm_cmn_end_txn(struct pmu *pmu)
1916{
1917 arm_cmn_clear_state(to_cmn(pmu), CMN_STATE_TXN);
1918}
1919
1920static int arm_cmn_commit_txn(struct pmu *pmu)
1921{
1922 arm_cmn_end_txn(pmu);
1923 return 0;
1924}
1925
1926static void arm_cmn_migrate(struct arm_cmn *cmn, unsigned int cpu)
1927{
1928 unsigned int i;
1929
1930 perf_pmu_migrate_context(&cmn->pmu, cmn->cpu, cpu);
1931 for (i = 0; i < cmn->num_dtcs; i++)
1932 irq_set_affinity(cmn->dtc[i].irq, cpumask_of(cpu));
1933 cmn->cpu = cpu;
1934}
1935
1936static int arm_cmn_pmu_online_cpu(unsigned int cpu, struct hlist_node *cpuhp_node)
1937{
1938 struct arm_cmn *cmn;
1939 int node;
1940
1941 cmn = hlist_entry_safe(cpuhp_node, struct arm_cmn, cpuhp_node);
1942 node = dev_to_node(cmn->dev);
1943 if (node != NUMA_NO_NODE && cpu_to_node(cmn->cpu) != node && cpu_to_node(cpu) == node)
1944 arm_cmn_migrate(cmn, cpu);
1945 return 0;
1946}
1947
1948static int arm_cmn_pmu_offline_cpu(unsigned int cpu, struct hlist_node *cpuhp_node)
1949{
1950 struct arm_cmn *cmn;
1951 unsigned int target;
1952 int node;
1953 cpumask_t mask;
1954
1955 cmn = hlist_entry_safe(cpuhp_node, struct arm_cmn, cpuhp_node);
1956 if (cpu != cmn->cpu)
1957 return 0;
1958
1959 node = dev_to_node(cmn->dev);
1960 if (cpumask_and(&mask, cpumask_of_node(node), cpu_online_mask) &&
1961 cpumask_andnot(&mask, &mask, cpumask_of(cpu)))
1962 target = cpumask_any(&mask);
1963 else
1964 target = cpumask_any_but(cpu_online_mask, cpu);
1965 if (target < nr_cpu_ids)
1966 arm_cmn_migrate(cmn, target);
1967 return 0;
1968}
1969
1970static irqreturn_t arm_cmn_handle_irq(int irq, void *dev_id)
1971{
1972 struct arm_cmn_dtc *dtc = dev_id;
1973 irqreturn_t ret = IRQ_NONE;
1974
1975 for (;;) {
1976 u32 status = readl_relaxed(dtc->base + CMN_DT_PMOVSR);
1977 u64 delta;
1978 int i;
1979
1980 for (i = 0; i < CMN_DT_NUM_COUNTERS; i++) {
1981 if (status & (1U << i)) {
1982 ret = IRQ_HANDLED;
1983 if (WARN_ON(!dtc->counters[i]))
1984 continue;
1985 delta = (u64)arm_cmn_read_counter(dtc, i) << 16;
1986 local64_add(delta, &dtc->counters[i]->count);
1987 }
1988 }
1989
1990 if (status & (1U << CMN_DT_NUM_COUNTERS)) {
1991 ret = IRQ_HANDLED;
1992 if (dtc->cc_active && !WARN_ON(!dtc->cycles)) {
1993 delta = arm_cmn_read_cc(dtc);
1994 local64_add(delta, &dtc->cycles->count);
1995 }
1996 }
1997
1998 writel_relaxed(status, dtc->base + CMN_DT_PMOVSR_CLR);
1999
2000 if (!dtc->irq_friend)
2001 return ret;
2002 dtc += dtc->irq_friend;
2003 }
2004}
2005
2006/* We can reasonably accommodate DTCs of the same CMN sharing IRQs */
2007static int arm_cmn_init_irqs(struct arm_cmn *cmn)
2008{
2009 int i, j, irq, err;
2010
2011 for (i = 0; i < cmn->num_dtcs; i++) {
2012 irq = cmn->dtc[i].irq;
2013 for (j = i; j--; ) {
2014 if (cmn->dtc[j].irq == irq) {
2015 cmn->dtc[j].irq_friend = i - j;
2016 goto next;
2017 }
2018 }
2019 err = devm_request_irq(cmn->dev, irq, arm_cmn_handle_irq,
2020 IRQF_NOBALANCING | IRQF_NO_THREAD,
2021 dev_name(cmn->dev), &cmn->dtc[i]);
2022 if (err)
2023 return err;
2024
2025 err = irq_set_affinity(irq, cpumask_of(cmn->cpu));
2026 if (err)
2027 return err;
2028 next:
2029 ; /* isn't C great? */
2030 }
2031 return 0;
2032}
2033
2034static void arm_cmn_init_dtm(struct arm_cmn_dtm *dtm, struct arm_cmn_node *xp, int idx)
2035{
2036 int i;
2037
2038 dtm->base = xp->pmu_base + CMN_DTM_OFFSET(idx);
2039 dtm->pmu_config_low = CMN_DTM_PMU_CONFIG_PMU_EN;
2040 writeq_relaxed(dtm->pmu_config_low, dtm->base + CMN_DTM_PMU_CONFIG);
2041 for (i = 0; i < 4; i++) {
2042 dtm->wp_event[i] = -1;
2043 writeq_relaxed(0, dtm->base + CMN_DTM_WPn_MASK(i));
2044 writeq_relaxed(~0ULL, dtm->base + CMN_DTM_WPn_VAL(i));
2045 }
2046}
2047
2048static int arm_cmn_init_dtc(struct arm_cmn *cmn, struct arm_cmn_node *dn, int idx)
2049{
2050 struct arm_cmn_dtc *dtc = cmn->dtc + idx;
2051
2052 dtc->base = dn->pmu_base - CMN_PMU_OFFSET;
2053 dtc->irq = platform_get_irq(to_platform_device(cmn->dev), idx);
2054 if (dtc->irq < 0)
2055 return dtc->irq;
2056
2057 writel_relaxed(CMN_DT_DTC_CTL_DT_EN, dtc->base + CMN_DT_DTC_CTL);
2058 writel_relaxed(CMN_DT_PMCR_PMU_EN | CMN_DT_PMCR_OVFL_INTR_EN, dtc->base + CMN_DT_PMCR);
2059 writeq_relaxed(0, dtc->base + CMN_DT_PMCCNTR);
2060 writel_relaxed(0x1ff, dtc->base + CMN_DT_PMOVSR_CLR);
2061
2062 return 0;
2063}
2064
2065static int arm_cmn_node_cmp(const void *a, const void *b)
2066{
2067 const struct arm_cmn_node *dna = a, *dnb = b;
2068 int cmp;
2069
2070 cmp = dna->type - dnb->type;
2071 if (!cmp)
2072 cmp = dna->logid - dnb->logid;
2073 return cmp;
2074}
2075
2076static int arm_cmn_init_dtcs(struct arm_cmn *cmn)
2077{
2078 struct arm_cmn_node *dn, *xp;
2079 int dtc_idx = 0;
2080
2081 cmn->dtc = devm_kcalloc(cmn->dev, cmn->num_dtcs, sizeof(cmn->dtc[0]), GFP_KERNEL);
2082 if (!cmn->dtc)
2083 return -ENOMEM;
2084
2085 sort(cmn->dns, cmn->num_dns, sizeof(cmn->dns[0]), arm_cmn_node_cmp, NULL);
2086
2087 cmn->xps = arm_cmn_node(cmn, CMN_TYPE_XP);
2088
2089 if (cmn->part == PART_CMN600 && cmn->num_dtcs > 1) {
2090 /* We do at least know that a DTC's XP must be in that DTC's domain */
2091 dn = arm_cmn_node(cmn, CMN_TYPE_DTC);
2092 for (int i = 0; i < cmn->num_dtcs; i++)
2093 arm_cmn_node_to_xp(cmn, dn + i)->dtc = i;
2094 }
2095
2096 for (dn = cmn->dns; dn->type; dn++) {
2097 if (dn->type == CMN_TYPE_XP)
2098 continue;
2099
2100 xp = arm_cmn_node_to_xp(cmn, dn);
2101 dn->dtc = xp->dtc;
2102 dn->dtm = xp->dtm;
2103 if (cmn->multi_dtm)
2104 dn->dtm += arm_cmn_nid(cmn, dn->id).port / 2;
2105
2106 if (dn->type == CMN_TYPE_DTC) {
2107 int err = arm_cmn_init_dtc(cmn, dn, dtc_idx++);
2108
2109 if (err)
2110 return err;
2111 }
2112
2113 /* To the PMU, RN-Ds don't add anything over RN-Is, so smoosh them together */
2114 if (dn->type == CMN_TYPE_RND)
2115 dn->type = CMN_TYPE_RNI;
2116
2117 /* We split the RN-I off already, so let the CCLA part match CCLA events */
2118 if (dn->type == CMN_TYPE_CCLA_RNI)
2119 dn->type = CMN_TYPE_CCLA;
2120 }
2121
2122 arm_cmn_set_state(cmn, CMN_STATE_DISABLED);
2123
2124 return 0;
2125}
2126
2127static unsigned int arm_cmn_dtc_domain(struct arm_cmn *cmn, void __iomem *xp_region)
2128{
2129 int offset = CMN_DTM_UNIT_INFO;
2130
2131 if (cmn->part == PART_CMN650 || cmn->part == PART_CI700)
2132 offset = CMN650_DTM_UNIT_INFO;
2133
2134 return FIELD_GET(CMN_DTM_UNIT_INFO_DTC_DOMAIN, readl_relaxed(xp_region + offset));
2135}
2136
2137static void arm_cmn_init_node_info(struct arm_cmn *cmn, u32 offset, struct arm_cmn_node *node)
2138{
2139 int level;
2140 u64 reg = readq_relaxed(cmn->base + offset + CMN_NODE_INFO);
2141
2142 node->type = FIELD_GET(CMN_NI_NODE_TYPE, reg);
2143 node->id = FIELD_GET(CMN_NI_NODE_ID, reg);
2144 node->logid = FIELD_GET(CMN_NI_LOGICAL_ID, reg);
2145
2146 node->pmu_base = cmn->base + offset + CMN_PMU_OFFSET;
2147
2148 if (node->type == CMN_TYPE_CFG)
2149 level = 0;
2150 else if (node->type == CMN_TYPE_XP)
2151 level = 1;
2152 else
2153 level = 2;
2154
2155 dev_dbg(cmn->dev, "node%*c%#06hx%*ctype:%-#6x id:%-4hd off:%#x\n",
2156 (level * 2) + 1, ' ', node->id, 5 - (level * 2), ' ',
2157 node->type, node->logid, offset);
2158}
2159
2160static enum cmn_node_type arm_cmn_subtype(enum cmn_node_type type)
2161{
2162 switch (type) {
2163 case CMN_TYPE_HNP:
2164 return CMN_TYPE_HNI;
2165 case CMN_TYPE_CCLA_RNI:
2166 return CMN_TYPE_RNI;
2167 default:
2168 return CMN_TYPE_INVALID;
2169 }
2170}
2171
2172static int arm_cmn_discover(struct arm_cmn *cmn, unsigned int rgn_offset)
2173{
2174 void __iomem *cfg_region;
2175 struct arm_cmn_node cfg, *dn;
2176 struct arm_cmn_dtm *dtm;
2177 enum cmn_part part;
2178 u16 child_count, child_poff;
2179 u32 xp_offset[CMN_MAX_XPS];
2180 u64 reg;
2181 int i, j;
2182 size_t sz;
2183
2184 arm_cmn_init_node_info(cmn, rgn_offset, &cfg);
2185 if (cfg.type != CMN_TYPE_CFG)
2186 return -ENODEV;
2187
2188 cfg_region = cmn->base + rgn_offset;
2189
2190 reg = readq_relaxed(cfg_region + CMN_CFGM_PERIPH_ID_01);
2191 part = FIELD_GET(CMN_CFGM_PID0_PART_0, reg);
2192 part |= FIELD_GET(CMN_CFGM_PID1_PART_1, reg) << 8;
2193 if (cmn->part && cmn->part != part)
2194 dev_warn(cmn->dev,
2195 "Firmware binding mismatch: expected part number 0x%x, found 0x%x\n",
2196 cmn->part, part);
2197 cmn->part = part;
2198 if (!arm_cmn_model(cmn))
2199 dev_warn(cmn->dev, "Unknown part number: 0x%x\n", part);
2200
2201 reg = readl_relaxed(cfg_region + CMN_CFGM_PERIPH_ID_23);
2202 cmn->rev = FIELD_GET(CMN_CFGM_PID2_REVISION, reg);
2203
2204 reg = readq_relaxed(cfg_region + CMN_CFGM_INFO_GLOBAL);
2205 cmn->multi_dtm = reg & CMN_INFO_MULTIPLE_DTM_EN;
2206 cmn->rsp_vc_num = FIELD_GET(CMN_INFO_RSP_VC_NUM, reg);
2207 cmn->dat_vc_num = FIELD_GET(CMN_INFO_DAT_VC_NUM, reg);
2208
2209 reg = readq_relaxed(cfg_region + CMN_CFGM_INFO_GLOBAL_1);
2210 cmn->snp_vc_num = FIELD_GET(CMN_INFO_SNP_VC_NUM, reg);
2211 cmn->req_vc_num = FIELD_GET(CMN_INFO_REQ_VC_NUM, reg);
2212
2213 reg = readq_relaxed(cfg_region + CMN_CHILD_INFO);
2214 child_count = FIELD_GET(CMN_CI_CHILD_COUNT, reg);
2215 child_poff = FIELD_GET(CMN_CI_CHILD_PTR_OFFSET, reg);
2216
2217 cmn->num_xps = child_count;
2218 cmn->num_dns = cmn->num_xps;
2219
2220 /* Pass 1: visit the XPs, enumerate their children */
2221 for (i = 0; i < cmn->num_xps; i++) {
2222 reg = readq_relaxed(cfg_region + child_poff + i * 8);
2223 xp_offset[i] = reg & CMN_CHILD_NODE_ADDR;
2224
2225 reg = readq_relaxed(cmn->base + xp_offset[i] + CMN_CHILD_INFO);
2226 cmn->num_dns += FIELD_GET(CMN_CI_CHILD_COUNT, reg);
2227 }
2228
2229 /*
2230 * Some nodes effectively have two separate types, which we'll handle
2231 * by creating one of each internally. For a (very) safe initial upper
2232 * bound, account for double the number of non-XP nodes.
2233 */
2234 dn = devm_kcalloc(cmn->dev, cmn->num_dns * 2 - cmn->num_xps,
2235 sizeof(*dn), GFP_KERNEL);
2236 if (!dn)
2237 return -ENOMEM;
2238
2239 /* Initial safe upper bound on DTMs for any possible mesh layout */
2240 i = cmn->num_xps;
2241 if (cmn->multi_dtm)
2242 i += cmn->num_xps + 1;
2243 dtm = devm_kcalloc(cmn->dev, i, sizeof(*dtm), GFP_KERNEL);
2244 if (!dtm)
2245 return -ENOMEM;
2246
2247 /* Pass 2: now we can actually populate the nodes */
2248 cmn->dns = dn;
2249 cmn->dtms = dtm;
2250 for (i = 0; i < cmn->num_xps; i++) {
2251 void __iomem *xp_region = cmn->base + xp_offset[i];
2252 struct arm_cmn_node *xp = dn++;
2253 unsigned int xp_ports = 0;
2254
2255 arm_cmn_init_node_info(cmn, xp_offset[i], xp);
2256 /*
2257 * Thanks to the order in which XP logical IDs seem to be
2258 * assigned, we can handily infer the mesh X dimension by
2259 * looking out for the XP at (0,1) without needing to know
2260 * the exact node ID format, which we can later derive.
2261 */
2262 if (xp->id == (1 << 3))
2263 cmn->mesh_x = xp->logid;
2264
2265 if (cmn->part == PART_CMN600)
2266 xp->dtc = -1;
2267 else
2268 xp->dtc = arm_cmn_dtc_domain(cmn, xp_region);
2269
2270 xp->dtm = dtm - cmn->dtms;
2271 arm_cmn_init_dtm(dtm++, xp, 0);
2272 /*
2273 * Keeping track of connected ports will let us filter out
2274 * unnecessary XP events easily. We can also reliably infer the
2275 * "extra device ports" configuration for the node ID format
2276 * from this, since in that case we will see at least one XP
2277 * with port 2 connected, for the HN-D.
2278 */
2279 for (int p = 0; p < CMN_MAX_PORTS; p++)
2280 if (arm_cmn_device_connect_info(cmn, xp, p))
2281 xp_ports |= BIT(p);
2282
2283 if (cmn->multi_dtm && (xp_ports & 0xc))
2284 arm_cmn_init_dtm(dtm++, xp, 1);
2285 if (cmn->multi_dtm && (xp_ports & 0x30))
2286 arm_cmn_init_dtm(dtm++, xp, 2);
2287
2288 cmn->ports_used |= xp_ports;
2289
2290 reg = readq_relaxed(xp_region + CMN_CHILD_INFO);
2291 child_count = FIELD_GET(CMN_CI_CHILD_COUNT, reg);
2292 child_poff = FIELD_GET(CMN_CI_CHILD_PTR_OFFSET, reg);
2293
2294 for (j = 0; j < child_count; j++) {
2295 reg = readq_relaxed(xp_region + child_poff + j * 8);
2296 /*
2297 * Don't even try to touch anything external, since in general
2298 * we haven't a clue how to power up arbitrary CHI requesters.
2299 * As of CMN-600r1 these could only be RN-SAMs or CXLAs,
2300 * neither of which have any PMU events anyway.
2301 * (Actually, CXLAs do seem to have grown some events in r1p2,
2302 * but they don't go to regular XP DTMs, and they depend on
2303 * secure configuration which we can't easily deal with)
2304 */
2305 if (reg & CMN_CHILD_NODE_EXTERNAL) {
2306 dev_dbg(cmn->dev, "ignoring external node %llx\n", reg);
2307 continue;
2308 }
2309 /*
2310 * AmpereOneX erratum AC04_MESH_1 makes some XPs report a bogus
2311 * child count larger than the number of valid child pointers.
2312 * A child offset of 0 can only occur on CMN-600; otherwise it
2313 * would imply the root node being its own grandchild, which
2314 * we can safely dismiss in general.
2315 */
2316 if (reg == 0 && cmn->part != PART_CMN600) {
2317 dev_dbg(cmn->dev, "bogus child pointer?\n");
2318 continue;
2319 }
2320
2321 arm_cmn_init_node_info(cmn, reg & CMN_CHILD_NODE_ADDR, dn);
2322
2323 switch (dn->type) {
2324 case CMN_TYPE_DTC:
2325 cmn->num_dtcs++;
2326 dn++;
2327 break;
2328 /* These guys have PMU events */
2329 case CMN_TYPE_DVM:
2330 case CMN_TYPE_HNI:
2331 case CMN_TYPE_HNF:
2332 case CMN_TYPE_SBSX:
2333 case CMN_TYPE_RNI:
2334 case CMN_TYPE_RND:
2335 case CMN_TYPE_MTSX:
2336 case CMN_TYPE_CXRA:
2337 case CMN_TYPE_CXHA:
2338 case CMN_TYPE_CCRA:
2339 case CMN_TYPE_CCHA:
2340 case CMN_TYPE_CCLA:
2341 case CMN_TYPE_HNS:
2342 dn++;
2343 break;
2344 /* Nothing to see here */
2345 case CMN_TYPE_MPAM_S:
2346 case CMN_TYPE_MPAM_NS:
2347 case CMN_TYPE_RNSAM:
2348 case CMN_TYPE_CXLA:
2349 case CMN_TYPE_HNS_MPAM_S:
2350 case CMN_TYPE_HNS_MPAM_NS:
2351 break;
2352 /*
2353 * Split "optimised" combination nodes into separate
2354 * types for the different event sets. Offsetting the
2355 * base address lets us handle the second pmu_event_sel
2356 * register via the normal mechanism later.
2357 */
2358 case CMN_TYPE_HNP:
2359 case CMN_TYPE_CCLA_RNI:
2360 dn[1] = dn[0];
2361 dn[0].pmu_base += CMN_HNP_PMU_EVENT_SEL;
2362 dn[1].type = arm_cmn_subtype(dn->type);
2363 dn += 2;
2364 break;
2365 /* Something has gone horribly wrong */
2366 default:
2367 dev_err(cmn->dev, "invalid device node type: 0x%x\n", dn->type);
2368 return -ENODEV;
2369 }
2370 }
2371 }
2372
2373 /* Correct for any nodes we added or skipped */
2374 cmn->num_dns = dn - cmn->dns;
2375
2376 /* Cheeky +1 to help terminate pointer-based iteration later */
2377 sz = (void *)(dn + 1) - (void *)cmn->dns;
2378 dn = devm_krealloc(cmn->dev, cmn->dns, sz, GFP_KERNEL);
2379 if (dn)
2380 cmn->dns = dn;
2381
2382 sz = (void *)dtm - (void *)cmn->dtms;
2383 dtm = devm_krealloc(cmn->dev, cmn->dtms, sz, GFP_KERNEL);
2384 if (dtm)
2385 cmn->dtms = dtm;
2386
2387 /*
2388 * If mesh_x wasn't set during discovery then we never saw
2389 * an XP at (0,1), thus we must have an Nx1 configuration.
2390 */
2391 if (!cmn->mesh_x)
2392 cmn->mesh_x = cmn->num_xps;
2393 cmn->mesh_y = cmn->num_xps / cmn->mesh_x;
2394
2395 /* 1x1 config plays havoc with XP event encodings */
2396 if (cmn->num_xps == 1)
2397 dev_warn(cmn->dev, "1x1 config not fully supported, translate XP events manually\n");
2398
2399 dev_dbg(cmn->dev, "periph_id part 0x%03x revision %d\n", cmn->part, cmn->rev);
2400 reg = cmn->ports_used;
2401 dev_dbg(cmn->dev, "mesh %dx%d, ID width %d, ports %6pbl%s\n",
2402 cmn->mesh_x, cmn->mesh_y, arm_cmn_xyidbits(cmn), ®,
2403 cmn->multi_dtm ? ", multi-DTM" : "");
2404
2405 return 0;
2406}
2407
2408static int arm_cmn600_acpi_probe(struct platform_device *pdev, struct arm_cmn *cmn)
2409{
2410 struct resource *cfg, *root;
2411
2412 cfg = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2413 if (!cfg)
2414 return -EINVAL;
2415
2416 root = platform_get_resource(pdev, IORESOURCE_MEM, 1);
2417 if (!root)
2418 return -EINVAL;
2419
2420 if (!resource_contains(cfg, root))
2421 swap(cfg, root);
2422 /*
2423 * Note that devm_ioremap_resource() is dumb and won't let the platform
2424 * device claim cfg when the ACPI companion device has already claimed
2425 * root within it. But since they *are* already both claimed in the
2426 * appropriate name, we don't really need to do it again here anyway.
2427 */
2428 cmn->base = devm_ioremap(cmn->dev, cfg->start, resource_size(cfg));
2429 if (!cmn->base)
2430 return -ENOMEM;
2431
2432 return root->start - cfg->start;
2433}
2434
2435static int arm_cmn600_of_probe(struct device_node *np)
2436{
2437 u32 rootnode;
2438
2439 return of_property_read_u32(np, "arm,root-node", &rootnode) ?: rootnode;
2440}
2441
2442static int arm_cmn_probe(struct platform_device *pdev)
2443{
2444 struct arm_cmn *cmn;
2445 const char *name;
2446 static atomic_t id;
2447 int err, rootnode, this_id;
2448
2449 cmn = devm_kzalloc(&pdev->dev, sizeof(*cmn), GFP_KERNEL);
2450 if (!cmn)
2451 return -ENOMEM;
2452
2453 cmn->dev = &pdev->dev;
2454 cmn->part = (unsigned long)device_get_match_data(cmn->dev);
2455 platform_set_drvdata(pdev, cmn);
2456
2457 if (cmn->part == PART_CMN600 && has_acpi_companion(cmn->dev)) {
2458 rootnode = arm_cmn600_acpi_probe(pdev, cmn);
2459 } else {
2460 rootnode = 0;
2461 cmn->base = devm_platform_ioremap_resource(pdev, 0);
2462 if (IS_ERR(cmn->base))
2463 return PTR_ERR(cmn->base);
2464 if (cmn->part == PART_CMN600)
2465 rootnode = arm_cmn600_of_probe(pdev->dev.of_node);
2466 }
2467 if (rootnode < 0)
2468 return rootnode;
2469
2470 err = arm_cmn_discover(cmn, rootnode);
2471 if (err)
2472 return err;
2473
2474 err = arm_cmn_init_dtcs(cmn);
2475 if (err)
2476 return err;
2477
2478 err = arm_cmn_init_irqs(cmn);
2479 if (err)
2480 return err;
2481
2482 cmn->cpu = cpumask_local_spread(0, dev_to_node(cmn->dev));
2483 cmn->pmu = (struct pmu) {
2484 .module = THIS_MODULE,
2485 .attr_groups = arm_cmn_attr_groups,
2486 .capabilities = PERF_PMU_CAP_NO_EXCLUDE,
2487 .task_ctx_nr = perf_invalid_context,
2488 .pmu_enable = arm_cmn_pmu_enable,
2489 .pmu_disable = arm_cmn_pmu_disable,
2490 .event_init = arm_cmn_event_init,
2491 .add = arm_cmn_event_add,
2492 .del = arm_cmn_event_del,
2493 .start = arm_cmn_event_start,
2494 .stop = arm_cmn_event_stop,
2495 .read = arm_cmn_event_read,
2496 .start_txn = arm_cmn_start_txn,
2497 .commit_txn = arm_cmn_commit_txn,
2498 .cancel_txn = arm_cmn_end_txn,
2499 };
2500
2501 this_id = atomic_fetch_inc(&id);
2502 name = devm_kasprintf(cmn->dev, GFP_KERNEL, "arm_cmn_%d", this_id);
2503 if (!name)
2504 return -ENOMEM;
2505
2506 err = cpuhp_state_add_instance(arm_cmn_hp_state, &cmn->cpuhp_node);
2507 if (err)
2508 return err;
2509
2510 err = perf_pmu_register(&cmn->pmu, name, -1);
2511 if (err)
2512 cpuhp_state_remove_instance_nocalls(arm_cmn_hp_state, &cmn->cpuhp_node);
2513 else
2514 arm_cmn_debugfs_init(cmn, this_id);
2515
2516 return err;
2517}
2518
2519static void arm_cmn_remove(struct platform_device *pdev)
2520{
2521 struct arm_cmn *cmn = platform_get_drvdata(pdev);
2522
2523 writel_relaxed(0, cmn->dtc[0].base + CMN_DT_DTC_CTL);
2524
2525 perf_pmu_unregister(&cmn->pmu);
2526 cpuhp_state_remove_instance_nocalls(arm_cmn_hp_state, &cmn->cpuhp_node);
2527 debugfs_remove(cmn->debug);
2528}
2529
2530#ifdef CONFIG_OF
2531static const struct of_device_id arm_cmn_of_match[] = {
2532 { .compatible = "arm,cmn-600", .data = (void *)PART_CMN600 },
2533 { .compatible = "arm,cmn-650" },
2534 { .compatible = "arm,cmn-700" },
2535 { .compatible = "arm,ci-700" },
2536 {}
2537};
2538MODULE_DEVICE_TABLE(of, arm_cmn_of_match);
2539#endif
2540
2541#ifdef CONFIG_ACPI
2542static const struct acpi_device_id arm_cmn_acpi_match[] = {
2543 { "ARMHC600", PART_CMN600 },
2544 { "ARMHC650" },
2545 { "ARMHC700" },
2546 {}
2547};
2548MODULE_DEVICE_TABLE(acpi, arm_cmn_acpi_match);
2549#endif
2550
2551static struct platform_driver arm_cmn_driver = {
2552 .driver = {
2553 .name = "arm-cmn",
2554 .of_match_table = of_match_ptr(arm_cmn_of_match),
2555 .acpi_match_table = ACPI_PTR(arm_cmn_acpi_match),
2556 },
2557 .probe = arm_cmn_probe,
2558 .remove_new = arm_cmn_remove,
2559};
2560
2561static int __init arm_cmn_init(void)
2562{
2563 int ret;
2564
2565 ret = cpuhp_setup_state_multi(CPUHP_AP_ONLINE_DYN,
2566 "perf/arm/cmn:online",
2567 arm_cmn_pmu_online_cpu,
2568 arm_cmn_pmu_offline_cpu);
2569 if (ret < 0)
2570 return ret;
2571
2572 arm_cmn_hp_state = ret;
2573 arm_cmn_debugfs = debugfs_create_dir("arm-cmn", NULL);
2574
2575 ret = platform_driver_register(&arm_cmn_driver);
2576 if (ret) {
2577 cpuhp_remove_multi_state(arm_cmn_hp_state);
2578 debugfs_remove(arm_cmn_debugfs);
2579 }
2580 return ret;
2581}
2582
2583static void __exit arm_cmn_exit(void)
2584{
2585 platform_driver_unregister(&arm_cmn_driver);
2586 cpuhp_remove_multi_state(arm_cmn_hp_state);
2587 debugfs_remove(arm_cmn_debugfs);
2588}
2589
2590module_init(arm_cmn_init);
2591module_exit(arm_cmn_exit);
2592
2593MODULE_AUTHOR("Robin Murphy <robin.murphy@arm.com>");
2594MODULE_DESCRIPTION("Arm CMN-600 PMU driver");
2595MODULE_LICENSE("GPL v2");