Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (c) 2016-2022 NVIDIA Corporation
4 *
5 * Author: Thierry Reding <treding@nvidia.com>
6 * Dipen Patel <dpatel@nvidia.com>
7 */
8
9#include <linux/gpio/driver.h>
10#include <linux/hte.h>
11#include <linux/interrupt.h>
12#include <linux/irq.h>
13#include <linux/module.h>
14#include <linux/of_device.h>
15#include <linux/platform_device.h>
16#include <linux/seq_file.h>
17
18#include <dt-bindings/gpio/tegra186-gpio.h>
19#include <dt-bindings/gpio/tegra194-gpio.h>
20#include <dt-bindings/gpio/tegra234-gpio.h>
21#include <dt-bindings/gpio/tegra241-gpio.h>
22
23/* security registers */
24#define TEGRA186_GPIO_CTL_SCR 0x0c
25#define TEGRA186_GPIO_CTL_SCR_SEC_WEN BIT(28)
26#define TEGRA186_GPIO_CTL_SCR_SEC_REN BIT(27)
27
28#define TEGRA186_GPIO_INT_ROUTE_MAPPING(p, x) (0x14 + (p) * 0x20 + (x) * 4)
29
30/* control registers */
31#define TEGRA186_GPIO_ENABLE_CONFIG 0x00
32#define TEGRA186_GPIO_ENABLE_CONFIG_ENABLE BIT(0)
33#define TEGRA186_GPIO_ENABLE_CONFIG_OUT BIT(1)
34#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_NONE (0x0 << 2)
35#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_LEVEL (0x1 << 2)
36#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE (0x2 << 2)
37#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE (0x3 << 2)
38#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_MASK (0x3 << 2)
39#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL BIT(4)
40#define TEGRA186_GPIO_ENABLE_CONFIG_DEBOUNCE BIT(5)
41#define TEGRA186_GPIO_ENABLE_CONFIG_INTERRUPT BIT(6)
42#define TEGRA186_GPIO_ENABLE_CONFIG_TIMESTAMP_FUNC BIT(7)
43
44#define TEGRA186_GPIO_DEBOUNCE_CONTROL 0x04
45#define TEGRA186_GPIO_DEBOUNCE_CONTROL_THRESHOLD(x) ((x) & 0xff)
46
47#define TEGRA186_GPIO_INPUT 0x08
48#define TEGRA186_GPIO_INPUT_HIGH BIT(0)
49
50#define TEGRA186_GPIO_OUTPUT_CONTROL 0x0c
51#define TEGRA186_GPIO_OUTPUT_CONTROL_FLOATED BIT(0)
52
53#define TEGRA186_GPIO_OUTPUT_VALUE 0x10
54#define TEGRA186_GPIO_OUTPUT_VALUE_HIGH BIT(0)
55
56#define TEGRA186_GPIO_INTERRUPT_CLEAR 0x14
57
58#define TEGRA186_GPIO_INTERRUPT_STATUS(x) (0x100 + (x) * 4)
59
60struct tegra_gpio_port {
61 const char *name;
62 unsigned int bank;
63 unsigned int port;
64 unsigned int pins;
65};
66
67struct tegra186_pin_range {
68 unsigned int offset;
69 const char *group;
70};
71
72struct tegra_gpio_soc {
73 const struct tegra_gpio_port *ports;
74 unsigned int num_ports;
75 const char *name;
76 unsigned int instance;
77
78 unsigned int num_irqs_per_bank;
79
80 const struct tegra186_pin_range *pin_ranges;
81 unsigned int num_pin_ranges;
82 const char *pinmux;
83 bool has_gte;
84};
85
86struct tegra_gpio {
87 struct gpio_chip gpio;
88 unsigned int num_irq;
89 unsigned int *irq;
90
91 const struct tegra_gpio_soc *soc;
92 unsigned int num_irqs_per_bank;
93 unsigned int num_banks;
94
95 void __iomem *secure;
96 void __iomem *base;
97};
98
99static const struct tegra_gpio_port *
100tegra186_gpio_get_port(struct tegra_gpio *gpio, unsigned int *pin)
101{
102 unsigned int start = 0, i;
103
104 for (i = 0; i < gpio->soc->num_ports; i++) {
105 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
106
107 if (*pin >= start && *pin < start + port->pins) {
108 *pin -= start;
109 return port;
110 }
111
112 start += port->pins;
113 }
114
115 return NULL;
116}
117
118static void __iomem *tegra186_gpio_get_base(struct tegra_gpio *gpio,
119 unsigned int pin)
120{
121 const struct tegra_gpio_port *port;
122 unsigned int offset;
123
124 port = tegra186_gpio_get_port(gpio, &pin);
125 if (!port)
126 return NULL;
127
128 offset = port->bank * 0x1000 + port->port * 0x200;
129
130 return gpio->base + offset + pin * 0x20;
131}
132
133static int tegra186_gpio_get_direction(struct gpio_chip *chip,
134 unsigned int offset)
135{
136 struct tegra_gpio *gpio = gpiochip_get_data(chip);
137 void __iomem *base;
138 u32 value;
139
140 base = tegra186_gpio_get_base(gpio, offset);
141 if (WARN_ON(base == NULL))
142 return -ENODEV;
143
144 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
145 if (value & TEGRA186_GPIO_ENABLE_CONFIG_OUT)
146 return GPIO_LINE_DIRECTION_OUT;
147
148 return GPIO_LINE_DIRECTION_IN;
149}
150
151static int tegra186_gpio_direction_input(struct gpio_chip *chip,
152 unsigned int offset)
153{
154 struct tegra_gpio *gpio = gpiochip_get_data(chip);
155 void __iomem *base;
156 u32 value;
157
158 base = tegra186_gpio_get_base(gpio, offset);
159 if (WARN_ON(base == NULL))
160 return -ENODEV;
161
162 value = readl(base + TEGRA186_GPIO_OUTPUT_CONTROL);
163 value |= TEGRA186_GPIO_OUTPUT_CONTROL_FLOATED;
164 writel(value, base + TEGRA186_GPIO_OUTPUT_CONTROL);
165
166 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
167 value |= TEGRA186_GPIO_ENABLE_CONFIG_ENABLE;
168 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_OUT;
169 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
170
171 return 0;
172}
173
174static int tegra186_gpio_direction_output(struct gpio_chip *chip,
175 unsigned int offset, int level)
176{
177 struct tegra_gpio *gpio = gpiochip_get_data(chip);
178 void __iomem *base;
179 u32 value;
180
181 /* configure output level first */
182 chip->set(chip, offset, level);
183
184 base = tegra186_gpio_get_base(gpio, offset);
185 if (WARN_ON(base == NULL))
186 return -EINVAL;
187
188 /* set the direction */
189 value = readl(base + TEGRA186_GPIO_OUTPUT_CONTROL);
190 value &= ~TEGRA186_GPIO_OUTPUT_CONTROL_FLOATED;
191 writel(value, base + TEGRA186_GPIO_OUTPUT_CONTROL);
192
193 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
194 value |= TEGRA186_GPIO_ENABLE_CONFIG_ENABLE;
195 value |= TEGRA186_GPIO_ENABLE_CONFIG_OUT;
196 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
197
198 return 0;
199}
200
201#define HTE_BOTH_EDGES (HTE_RISING_EDGE_TS | HTE_FALLING_EDGE_TS)
202
203static int tegra186_gpio_en_hw_ts(struct gpio_chip *gc, u32 offset,
204 unsigned long flags)
205{
206 struct tegra_gpio *gpio;
207 void __iomem *base;
208 int value;
209
210 if (!gc)
211 return -EINVAL;
212
213 gpio = gpiochip_get_data(gc);
214 if (!gpio)
215 return -ENODEV;
216
217 base = tegra186_gpio_get_base(gpio, offset);
218 if (WARN_ON(base == NULL))
219 return -EINVAL;
220
221 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
222 value |= TEGRA186_GPIO_ENABLE_CONFIG_TIMESTAMP_FUNC;
223
224 if (flags == HTE_BOTH_EDGES) {
225 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE;
226 } else if (flags == HTE_RISING_EDGE_TS) {
227 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
228 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
229 } else if (flags == HTE_FALLING_EDGE_TS) {
230 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
231 }
232
233 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
234
235 return 0;
236}
237
238static int tegra186_gpio_dis_hw_ts(struct gpio_chip *gc, u32 offset,
239 unsigned long flags)
240{
241 struct tegra_gpio *gpio;
242 void __iomem *base;
243 int value;
244
245 if (!gc)
246 return -EINVAL;
247
248 gpio = gpiochip_get_data(gc);
249 if (!gpio)
250 return -ENODEV;
251
252 base = tegra186_gpio_get_base(gpio, offset);
253 if (WARN_ON(base == NULL))
254 return -EINVAL;
255
256 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
257 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TIMESTAMP_FUNC;
258 if (flags == HTE_BOTH_EDGES) {
259 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE;
260 } else if (flags == HTE_RISING_EDGE_TS) {
261 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
262 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
263 } else if (flags == HTE_FALLING_EDGE_TS) {
264 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
265 }
266 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
267
268 return 0;
269}
270
271static int tegra186_gpio_get(struct gpio_chip *chip, unsigned int offset)
272{
273 struct tegra_gpio *gpio = gpiochip_get_data(chip);
274 void __iomem *base;
275 u32 value;
276
277 base = tegra186_gpio_get_base(gpio, offset);
278 if (WARN_ON(base == NULL))
279 return -ENODEV;
280
281 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
282 if (value & TEGRA186_GPIO_ENABLE_CONFIG_OUT)
283 value = readl(base + TEGRA186_GPIO_OUTPUT_VALUE);
284 else
285 value = readl(base + TEGRA186_GPIO_INPUT);
286
287 return value & BIT(0);
288}
289
290static void tegra186_gpio_set(struct gpio_chip *chip, unsigned int offset,
291 int level)
292{
293 struct tegra_gpio *gpio = gpiochip_get_data(chip);
294 void __iomem *base;
295 u32 value;
296
297 base = tegra186_gpio_get_base(gpio, offset);
298 if (WARN_ON(base == NULL))
299 return;
300
301 value = readl(base + TEGRA186_GPIO_OUTPUT_VALUE);
302 if (level == 0)
303 value &= ~TEGRA186_GPIO_OUTPUT_VALUE_HIGH;
304 else
305 value |= TEGRA186_GPIO_OUTPUT_VALUE_HIGH;
306
307 writel(value, base + TEGRA186_GPIO_OUTPUT_VALUE);
308}
309
310static int tegra186_gpio_set_config(struct gpio_chip *chip,
311 unsigned int offset,
312 unsigned long config)
313{
314 struct tegra_gpio *gpio = gpiochip_get_data(chip);
315 u32 debounce, value;
316 void __iomem *base;
317
318 base = tegra186_gpio_get_base(gpio, offset);
319 if (base == NULL)
320 return -ENXIO;
321
322 if (pinconf_to_config_param(config) != PIN_CONFIG_INPUT_DEBOUNCE)
323 return -ENOTSUPP;
324
325 debounce = pinconf_to_config_argument(config);
326
327 /*
328 * The Tegra186 GPIO controller supports a maximum of 255 ms debounce
329 * time.
330 */
331 if (debounce > 255000)
332 return -EINVAL;
333
334 debounce = DIV_ROUND_UP(debounce, USEC_PER_MSEC);
335
336 value = TEGRA186_GPIO_DEBOUNCE_CONTROL_THRESHOLD(debounce);
337 writel(value, base + TEGRA186_GPIO_DEBOUNCE_CONTROL);
338
339 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
340 value |= TEGRA186_GPIO_ENABLE_CONFIG_DEBOUNCE;
341 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
342
343 return 0;
344}
345
346static int tegra186_gpio_add_pin_ranges(struct gpio_chip *chip)
347{
348 struct tegra_gpio *gpio = gpiochip_get_data(chip);
349 struct pinctrl_dev *pctldev;
350 struct device_node *np;
351 unsigned int i, j;
352 int err;
353
354 if (!gpio->soc->pinmux || gpio->soc->num_pin_ranges == 0)
355 return 0;
356
357 np = of_find_compatible_node(NULL, NULL, gpio->soc->pinmux);
358 if (!np)
359 return -ENODEV;
360
361 pctldev = of_pinctrl_get(np);
362 of_node_put(np);
363 if (!pctldev)
364 return -EPROBE_DEFER;
365
366 for (i = 0; i < gpio->soc->num_pin_ranges; i++) {
367 unsigned int pin = gpio->soc->pin_ranges[i].offset, port;
368 const char *group = gpio->soc->pin_ranges[i].group;
369
370 port = pin / 8;
371 pin = pin % 8;
372
373 if (port >= gpio->soc->num_ports) {
374 dev_warn(chip->parent, "invalid port %u for %s\n",
375 port, group);
376 continue;
377 }
378
379 for (j = 0; j < port; j++)
380 pin += gpio->soc->ports[j].pins;
381
382 err = gpiochip_add_pingroup_range(chip, pctldev, pin, group);
383 if (err < 0)
384 return err;
385 }
386
387 return 0;
388}
389
390static int tegra186_gpio_of_xlate(struct gpio_chip *chip,
391 const struct of_phandle_args *spec,
392 u32 *flags)
393{
394 struct tegra_gpio *gpio = gpiochip_get_data(chip);
395 unsigned int port, pin, i, offset = 0;
396
397 if (WARN_ON(chip->of_gpio_n_cells < 2))
398 return -EINVAL;
399
400 if (WARN_ON(spec->args_count < chip->of_gpio_n_cells))
401 return -EINVAL;
402
403 port = spec->args[0] / 8;
404 pin = spec->args[0] % 8;
405
406 if (port >= gpio->soc->num_ports) {
407 dev_err(chip->parent, "invalid port number: %u\n", port);
408 return -EINVAL;
409 }
410
411 for (i = 0; i < port; i++)
412 offset += gpio->soc->ports[i].pins;
413
414 if (flags)
415 *flags = spec->args[1];
416
417 return offset + pin;
418}
419
420#define to_tegra_gpio(x) container_of((x), struct tegra_gpio, gpio)
421
422static void tegra186_irq_ack(struct irq_data *data)
423{
424 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
425 struct tegra_gpio *gpio = to_tegra_gpio(gc);
426 void __iomem *base;
427
428 base = tegra186_gpio_get_base(gpio, data->hwirq);
429 if (WARN_ON(base == NULL))
430 return;
431
432 writel(1, base + TEGRA186_GPIO_INTERRUPT_CLEAR);
433}
434
435static void tegra186_irq_mask(struct irq_data *data)
436{
437 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
438 struct tegra_gpio *gpio = to_tegra_gpio(gc);
439 void __iomem *base;
440 u32 value;
441
442 base = tegra186_gpio_get_base(gpio, data->hwirq);
443 if (WARN_ON(base == NULL))
444 return;
445
446 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
447 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_INTERRUPT;
448 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
449
450 gpiochip_disable_irq(&gpio->gpio, data->hwirq);
451}
452
453static void tegra186_irq_unmask(struct irq_data *data)
454{
455 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
456 struct tegra_gpio *gpio = to_tegra_gpio(gc);
457 void __iomem *base;
458 u32 value;
459
460 base = tegra186_gpio_get_base(gpio, data->hwirq);
461 if (WARN_ON(base == NULL))
462 return;
463
464 gpiochip_enable_irq(&gpio->gpio, data->hwirq);
465
466 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
467 value |= TEGRA186_GPIO_ENABLE_CONFIG_INTERRUPT;
468 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
469}
470
471static int tegra186_irq_set_type(struct irq_data *data, unsigned int type)
472{
473 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
474 struct tegra_gpio *gpio = to_tegra_gpio(gc);
475 void __iomem *base;
476 u32 value;
477
478 base = tegra186_gpio_get_base(gpio, data->hwirq);
479 if (WARN_ON(base == NULL))
480 return -ENODEV;
481
482 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
483 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_MASK;
484 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
485
486 switch (type & IRQ_TYPE_SENSE_MASK) {
487 case IRQ_TYPE_NONE:
488 break;
489
490 case IRQ_TYPE_EDGE_RISING:
491 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
492 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
493 break;
494
495 case IRQ_TYPE_EDGE_FALLING:
496 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
497 break;
498
499 case IRQ_TYPE_EDGE_BOTH:
500 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE;
501 break;
502
503 case IRQ_TYPE_LEVEL_HIGH:
504 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_LEVEL;
505 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
506 break;
507
508 case IRQ_TYPE_LEVEL_LOW:
509 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_LEVEL;
510 break;
511
512 default:
513 return -EINVAL;
514 }
515
516 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
517
518 if ((type & IRQ_TYPE_EDGE_BOTH) == 0)
519 irq_set_handler_locked(data, handle_level_irq);
520 else
521 irq_set_handler_locked(data, handle_edge_irq);
522
523 if (data->parent_data)
524 return irq_chip_set_type_parent(data, type);
525
526 return 0;
527}
528
529static int tegra186_irq_set_wake(struct irq_data *data, unsigned int on)
530{
531 if (data->parent_data)
532 return irq_chip_set_wake_parent(data, on);
533
534 return 0;
535}
536
537static void tegra186_irq_print_chip(struct irq_data *data, struct seq_file *p)
538{
539 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
540
541 seq_printf(p, dev_name(gc->parent));
542}
543
544static const struct irq_chip tegra186_gpio_irq_chip = {
545 .irq_ack = tegra186_irq_ack,
546 .irq_mask = tegra186_irq_mask,
547 .irq_unmask = tegra186_irq_unmask,
548 .irq_set_type = tegra186_irq_set_type,
549 .irq_set_wake = tegra186_irq_set_wake,
550 .irq_print_chip = tegra186_irq_print_chip,
551 .flags = IRQCHIP_IMMUTABLE,
552 GPIOCHIP_IRQ_RESOURCE_HELPERS,
553};
554
555static void tegra186_gpio_irq(struct irq_desc *desc)
556{
557 struct tegra_gpio *gpio = irq_desc_get_handler_data(desc);
558 struct irq_domain *domain = gpio->gpio.irq.domain;
559 struct irq_chip *chip = irq_desc_get_chip(desc);
560 unsigned int parent = irq_desc_get_irq(desc);
561 unsigned int i, j, offset = 0;
562
563 chained_irq_enter(chip, desc);
564
565 for (i = 0; i < gpio->soc->num_ports; i++) {
566 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
567 unsigned int pin;
568 unsigned long value;
569 void __iomem *base;
570
571 base = gpio->base + port->bank * 0x1000 + port->port * 0x200;
572
573 /* skip ports that are not associated with this bank */
574 for (j = 0; j < gpio->num_irqs_per_bank; j++) {
575 if (parent == gpio->irq[port->bank * gpio->num_irqs_per_bank + j])
576 break;
577 }
578
579 if (j == gpio->num_irqs_per_bank)
580 goto skip;
581
582 value = readl(base + TEGRA186_GPIO_INTERRUPT_STATUS(1));
583
584 for_each_set_bit(pin, &value, port->pins) {
585 int ret = generic_handle_domain_irq(domain, offset + pin);
586 WARN_RATELIMIT(ret, "hwirq = %d", offset + pin);
587 }
588
589skip:
590 offset += port->pins;
591 }
592
593 chained_irq_exit(chip, desc);
594}
595
596static int tegra186_gpio_irq_domain_translate(struct irq_domain *domain,
597 struct irq_fwspec *fwspec,
598 unsigned long *hwirq,
599 unsigned int *type)
600{
601 struct tegra_gpio *gpio = gpiochip_get_data(domain->host_data);
602 unsigned int port, pin, i, offset = 0;
603
604 if (WARN_ON(gpio->gpio.of_gpio_n_cells < 2))
605 return -EINVAL;
606
607 if (WARN_ON(fwspec->param_count < gpio->gpio.of_gpio_n_cells))
608 return -EINVAL;
609
610 port = fwspec->param[0] / 8;
611 pin = fwspec->param[0] % 8;
612
613 if (port >= gpio->soc->num_ports)
614 return -EINVAL;
615
616 for (i = 0; i < port; i++)
617 offset += gpio->soc->ports[i].pins;
618
619 *type = fwspec->param[1] & IRQ_TYPE_SENSE_MASK;
620 *hwirq = offset + pin;
621
622 return 0;
623}
624
625static int tegra186_gpio_populate_parent_fwspec(struct gpio_chip *chip,
626 union gpio_irq_fwspec *gfwspec,
627 unsigned int parent_hwirq,
628 unsigned int parent_type)
629{
630 struct tegra_gpio *gpio = gpiochip_get_data(chip);
631 struct irq_fwspec *fwspec = &gfwspec->fwspec;
632
633 fwspec->fwnode = chip->irq.parent_domain->fwnode;
634 fwspec->param_count = 3;
635 fwspec->param[0] = gpio->soc->instance;
636 fwspec->param[1] = parent_hwirq;
637 fwspec->param[2] = parent_type;
638
639 return 0;
640}
641
642static int tegra186_gpio_child_to_parent_hwirq(struct gpio_chip *chip,
643 unsigned int hwirq,
644 unsigned int type,
645 unsigned int *parent_hwirq,
646 unsigned int *parent_type)
647{
648 *parent_hwirq = chip->irq.child_offset_to_irq(chip, hwirq);
649 *parent_type = type;
650
651 return 0;
652}
653
654static unsigned int tegra186_gpio_child_offset_to_irq(struct gpio_chip *chip,
655 unsigned int offset)
656{
657 struct tegra_gpio *gpio = gpiochip_get_data(chip);
658 unsigned int i;
659
660 for (i = 0; i < gpio->soc->num_ports; i++) {
661 if (offset < gpio->soc->ports[i].pins)
662 break;
663
664 offset -= gpio->soc->ports[i].pins;
665 }
666
667 return offset + i * 8;
668}
669
670static const struct of_device_id tegra186_pmc_of_match[] = {
671 { .compatible = "nvidia,tegra186-pmc" },
672 { .compatible = "nvidia,tegra194-pmc" },
673 { /* sentinel */ }
674};
675
676static void tegra186_gpio_init_route_mapping(struct tegra_gpio *gpio)
677{
678 struct device *dev = gpio->gpio.parent;
679 unsigned int i, j;
680 u32 value;
681
682 for (i = 0; i < gpio->soc->num_ports; i++) {
683 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
684 unsigned int offset, p = port->port;
685 void __iomem *base;
686
687 base = gpio->secure + port->bank * 0x1000 + 0x800;
688
689 value = readl(base + TEGRA186_GPIO_CTL_SCR);
690
691 /*
692 * For controllers that haven't been locked down yet, make
693 * sure to program the default interrupt route mapping.
694 */
695 if ((value & TEGRA186_GPIO_CTL_SCR_SEC_REN) == 0 &&
696 (value & TEGRA186_GPIO_CTL_SCR_SEC_WEN) == 0) {
697 /*
698 * On Tegra194 and later, each pin can be routed to one or more
699 * interrupts.
700 */
701 for (j = 0; j < gpio->num_irqs_per_bank; j++) {
702 dev_dbg(dev, "programming default interrupt routing for port %s\n",
703 port->name);
704
705 offset = TEGRA186_GPIO_INT_ROUTE_MAPPING(p, j);
706
707 /*
708 * By default we only want to route GPIO pins to IRQ 0. This works
709 * only under the assumption that we're running as the host kernel
710 * and hence all GPIO pins are owned by Linux.
711 *
712 * For cases where Linux is the guest OS, the hypervisor will have
713 * to configure the interrupt routing and pass only the valid
714 * interrupts via device tree.
715 */
716 if (j == 0) {
717 value = readl(base + offset);
718 value = BIT(port->pins) - 1;
719 writel(value, base + offset);
720 }
721 }
722 }
723 }
724}
725
726static unsigned int tegra186_gpio_irqs_per_bank(struct tegra_gpio *gpio)
727{
728 struct device *dev = gpio->gpio.parent;
729
730 if (gpio->num_irq > gpio->num_banks) {
731 if (gpio->num_irq % gpio->num_banks != 0)
732 goto error;
733 }
734
735 if (gpio->num_irq < gpio->num_banks)
736 goto error;
737
738 gpio->num_irqs_per_bank = gpio->num_irq / gpio->num_banks;
739
740 if (gpio->num_irqs_per_bank > gpio->soc->num_irqs_per_bank)
741 goto error;
742
743 return 0;
744
745error:
746 dev_err(dev, "invalid number of interrupts (%u) for %u banks\n",
747 gpio->num_irq, gpio->num_banks);
748 return -EINVAL;
749}
750
751static int tegra186_gpio_probe(struct platform_device *pdev)
752{
753 unsigned int i, j, offset;
754 struct gpio_irq_chip *irq;
755 struct tegra_gpio *gpio;
756 struct device_node *np;
757 char **names;
758 int err;
759
760 gpio = devm_kzalloc(&pdev->dev, sizeof(*gpio), GFP_KERNEL);
761 if (!gpio)
762 return -ENOMEM;
763
764 gpio->soc = device_get_match_data(&pdev->dev);
765 gpio->gpio.label = gpio->soc->name;
766 gpio->gpio.parent = &pdev->dev;
767
768 /* count the number of banks in the controller */
769 for (i = 0; i < gpio->soc->num_ports; i++)
770 if (gpio->soc->ports[i].bank > gpio->num_banks)
771 gpio->num_banks = gpio->soc->ports[i].bank;
772
773 gpio->num_banks++;
774
775 /* get register apertures */
776 gpio->secure = devm_platform_ioremap_resource_byname(pdev, "security");
777 if (IS_ERR(gpio->secure)) {
778 gpio->secure = devm_platform_ioremap_resource(pdev, 0);
779 if (IS_ERR(gpio->secure))
780 return PTR_ERR(gpio->secure);
781 }
782
783 gpio->base = devm_platform_ioremap_resource_byname(pdev, "gpio");
784 if (IS_ERR(gpio->base)) {
785 gpio->base = devm_platform_ioremap_resource(pdev, 1);
786 if (IS_ERR(gpio->base))
787 return PTR_ERR(gpio->base);
788 }
789
790 err = platform_irq_count(pdev);
791 if (err < 0)
792 return err;
793
794 gpio->num_irq = err;
795
796 err = tegra186_gpio_irqs_per_bank(gpio);
797 if (err < 0)
798 return err;
799
800 gpio->irq = devm_kcalloc(&pdev->dev, gpio->num_irq, sizeof(*gpio->irq),
801 GFP_KERNEL);
802 if (!gpio->irq)
803 return -ENOMEM;
804
805 for (i = 0; i < gpio->num_irq; i++) {
806 err = platform_get_irq(pdev, i);
807 if (err < 0)
808 return err;
809
810 gpio->irq[i] = err;
811 }
812
813 gpio->gpio.request = gpiochip_generic_request;
814 gpio->gpio.free = gpiochip_generic_free;
815 gpio->gpio.get_direction = tegra186_gpio_get_direction;
816 gpio->gpio.direction_input = tegra186_gpio_direction_input;
817 gpio->gpio.direction_output = tegra186_gpio_direction_output;
818 gpio->gpio.get = tegra186_gpio_get;
819 gpio->gpio.set = tegra186_gpio_set;
820 gpio->gpio.set_config = tegra186_gpio_set_config;
821 gpio->gpio.add_pin_ranges = tegra186_gpio_add_pin_ranges;
822 if (gpio->soc->has_gte) {
823 gpio->gpio.en_hw_timestamp = tegra186_gpio_en_hw_ts;
824 gpio->gpio.dis_hw_timestamp = tegra186_gpio_dis_hw_ts;
825 }
826
827 gpio->gpio.base = -1;
828
829 for (i = 0; i < gpio->soc->num_ports; i++)
830 gpio->gpio.ngpio += gpio->soc->ports[i].pins;
831
832 names = devm_kcalloc(gpio->gpio.parent, gpio->gpio.ngpio,
833 sizeof(*names), GFP_KERNEL);
834 if (!names)
835 return -ENOMEM;
836
837 for (i = 0, offset = 0; i < gpio->soc->num_ports; i++) {
838 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
839 char *name;
840
841 for (j = 0; j < port->pins; j++) {
842 name = devm_kasprintf(gpio->gpio.parent, GFP_KERNEL,
843 "P%s.%02x", port->name, j);
844 if (!name)
845 return -ENOMEM;
846
847 names[offset + j] = name;
848 }
849
850 offset += port->pins;
851 }
852
853 gpio->gpio.names = (const char * const *)names;
854
855#if defined(CONFIG_OF_GPIO)
856 gpio->gpio.of_gpio_n_cells = 2;
857 gpio->gpio.of_xlate = tegra186_gpio_of_xlate;
858#endif /* CONFIG_OF_GPIO */
859
860 irq = &gpio->gpio.irq;
861 gpio_irq_chip_set_chip(irq, &tegra186_gpio_irq_chip);
862 irq->fwnode = of_node_to_fwnode(pdev->dev.of_node);
863 irq->child_to_parent_hwirq = tegra186_gpio_child_to_parent_hwirq;
864 irq->populate_parent_alloc_arg = tegra186_gpio_populate_parent_fwspec;
865 irq->child_offset_to_irq = tegra186_gpio_child_offset_to_irq;
866 irq->child_irq_domain_ops.translate = tegra186_gpio_irq_domain_translate;
867 irq->handler = handle_simple_irq;
868 irq->default_type = IRQ_TYPE_NONE;
869 irq->parent_handler = tegra186_gpio_irq;
870 irq->parent_handler_data = gpio;
871 irq->num_parents = gpio->num_irq;
872
873 /*
874 * To simplify things, use a single interrupt per bank for now. Some
875 * chips support up to 8 interrupts per bank, which can be useful to
876 * distribute the load and decrease the processing latency for GPIOs
877 * but it also requires a more complicated interrupt routing than we
878 * currently program.
879 */
880 if (gpio->num_irqs_per_bank > 1) {
881 irq->parents = devm_kcalloc(&pdev->dev, gpio->num_banks,
882 sizeof(*irq->parents), GFP_KERNEL);
883 if (!irq->parents)
884 return -ENOMEM;
885
886 for (i = 0; i < gpio->num_banks; i++)
887 irq->parents[i] = gpio->irq[i * gpio->num_irqs_per_bank];
888
889 irq->num_parents = gpio->num_banks;
890 } else {
891 irq->num_parents = gpio->num_irq;
892 irq->parents = gpio->irq;
893 }
894
895 if (gpio->soc->num_irqs_per_bank > 1)
896 tegra186_gpio_init_route_mapping(gpio);
897
898 np = of_find_matching_node(NULL, tegra186_pmc_of_match);
899 if (np) {
900 irq->parent_domain = irq_find_host(np);
901 of_node_put(np);
902
903 if (!irq->parent_domain)
904 return -EPROBE_DEFER;
905 }
906
907 irq->map = devm_kcalloc(&pdev->dev, gpio->gpio.ngpio,
908 sizeof(*irq->map), GFP_KERNEL);
909 if (!irq->map)
910 return -ENOMEM;
911
912 for (i = 0, offset = 0; i < gpio->soc->num_ports; i++) {
913 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
914
915 for (j = 0; j < port->pins; j++)
916 irq->map[offset + j] = irq->parents[port->bank];
917
918 offset += port->pins;
919 }
920
921 return devm_gpiochip_add_data(&pdev->dev, &gpio->gpio, gpio);
922}
923
924#define TEGRA186_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
925 [TEGRA186_MAIN_GPIO_PORT_##_name] = { \
926 .name = #_name, \
927 .bank = _bank, \
928 .port = _port, \
929 .pins = _pins, \
930 }
931
932static const struct tegra_gpio_port tegra186_main_ports[] = {
933 TEGRA186_MAIN_GPIO_PORT( A, 2, 0, 7),
934 TEGRA186_MAIN_GPIO_PORT( B, 3, 0, 7),
935 TEGRA186_MAIN_GPIO_PORT( C, 3, 1, 7),
936 TEGRA186_MAIN_GPIO_PORT( D, 3, 2, 6),
937 TEGRA186_MAIN_GPIO_PORT( E, 2, 1, 8),
938 TEGRA186_MAIN_GPIO_PORT( F, 2, 2, 6),
939 TEGRA186_MAIN_GPIO_PORT( G, 4, 1, 6),
940 TEGRA186_MAIN_GPIO_PORT( H, 1, 0, 7),
941 TEGRA186_MAIN_GPIO_PORT( I, 0, 4, 8),
942 TEGRA186_MAIN_GPIO_PORT( J, 5, 0, 8),
943 TEGRA186_MAIN_GPIO_PORT( K, 5, 1, 1),
944 TEGRA186_MAIN_GPIO_PORT( L, 1, 1, 8),
945 TEGRA186_MAIN_GPIO_PORT( M, 5, 3, 6),
946 TEGRA186_MAIN_GPIO_PORT( N, 0, 0, 7),
947 TEGRA186_MAIN_GPIO_PORT( O, 0, 1, 4),
948 TEGRA186_MAIN_GPIO_PORT( P, 4, 0, 7),
949 TEGRA186_MAIN_GPIO_PORT( Q, 0, 2, 6),
950 TEGRA186_MAIN_GPIO_PORT( R, 0, 5, 6),
951 TEGRA186_MAIN_GPIO_PORT( T, 0, 3, 4),
952 TEGRA186_MAIN_GPIO_PORT( X, 1, 2, 8),
953 TEGRA186_MAIN_GPIO_PORT( Y, 1, 3, 7),
954 TEGRA186_MAIN_GPIO_PORT(BB, 2, 3, 2),
955 TEGRA186_MAIN_GPIO_PORT(CC, 5, 2, 4),
956};
957
958static const struct tegra_gpio_soc tegra186_main_soc = {
959 .num_ports = ARRAY_SIZE(tegra186_main_ports),
960 .ports = tegra186_main_ports,
961 .name = "tegra186-gpio",
962 .instance = 0,
963 .num_irqs_per_bank = 1,
964};
965
966#define TEGRA186_AON_GPIO_PORT(_name, _bank, _port, _pins) \
967 [TEGRA186_AON_GPIO_PORT_##_name] = { \
968 .name = #_name, \
969 .bank = _bank, \
970 .port = _port, \
971 .pins = _pins, \
972 }
973
974static const struct tegra_gpio_port tegra186_aon_ports[] = {
975 TEGRA186_AON_GPIO_PORT( S, 0, 1, 5),
976 TEGRA186_AON_GPIO_PORT( U, 0, 2, 6),
977 TEGRA186_AON_GPIO_PORT( V, 0, 4, 8),
978 TEGRA186_AON_GPIO_PORT( W, 0, 5, 8),
979 TEGRA186_AON_GPIO_PORT( Z, 0, 7, 4),
980 TEGRA186_AON_GPIO_PORT(AA, 0, 6, 8),
981 TEGRA186_AON_GPIO_PORT(EE, 0, 3, 3),
982 TEGRA186_AON_GPIO_PORT(FF, 0, 0, 5),
983};
984
985static const struct tegra_gpio_soc tegra186_aon_soc = {
986 .num_ports = ARRAY_SIZE(tegra186_aon_ports),
987 .ports = tegra186_aon_ports,
988 .name = "tegra186-gpio-aon",
989 .instance = 1,
990 .num_irqs_per_bank = 1,
991};
992
993#define TEGRA194_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
994 [TEGRA194_MAIN_GPIO_PORT_##_name] = { \
995 .name = #_name, \
996 .bank = _bank, \
997 .port = _port, \
998 .pins = _pins, \
999 }
1000
1001static const struct tegra_gpio_port tegra194_main_ports[] = {
1002 TEGRA194_MAIN_GPIO_PORT( A, 1, 2, 8),
1003 TEGRA194_MAIN_GPIO_PORT( B, 4, 7, 2),
1004 TEGRA194_MAIN_GPIO_PORT( C, 4, 3, 8),
1005 TEGRA194_MAIN_GPIO_PORT( D, 4, 4, 4),
1006 TEGRA194_MAIN_GPIO_PORT( E, 4, 5, 8),
1007 TEGRA194_MAIN_GPIO_PORT( F, 4, 6, 6),
1008 TEGRA194_MAIN_GPIO_PORT( G, 4, 0, 8),
1009 TEGRA194_MAIN_GPIO_PORT( H, 4, 1, 8),
1010 TEGRA194_MAIN_GPIO_PORT( I, 4, 2, 5),
1011 TEGRA194_MAIN_GPIO_PORT( J, 5, 1, 6),
1012 TEGRA194_MAIN_GPIO_PORT( K, 3, 0, 8),
1013 TEGRA194_MAIN_GPIO_PORT( L, 3, 1, 4),
1014 TEGRA194_MAIN_GPIO_PORT( M, 2, 3, 8),
1015 TEGRA194_MAIN_GPIO_PORT( N, 2, 4, 3),
1016 TEGRA194_MAIN_GPIO_PORT( O, 5, 0, 6),
1017 TEGRA194_MAIN_GPIO_PORT( P, 2, 5, 8),
1018 TEGRA194_MAIN_GPIO_PORT( Q, 2, 6, 8),
1019 TEGRA194_MAIN_GPIO_PORT( R, 2, 7, 6),
1020 TEGRA194_MAIN_GPIO_PORT( S, 3, 3, 8),
1021 TEGRA194_MAIN_GPIO_PORT( T, 3, 4, 8),
1022 TEGRA194_MAIN_GPIO_PORT( U, 3, 5, 1),
1023 TEGRA194_MAIN_GPIO_PORT( V, 1, 0, 8),
1024 TEGRA194_MAIN_GPIO_PORT( W, 1, 1, 2),
1025 TEGRA194_MAIN_GPIO_PORT( X, 2, 0, 8),
1026 TEGRA194_MAIN_GPIO_PORT( Y, 2, 1, 8),
1027 TEGRA194_MAIN_GPIO_PORT( Z, 2, 2, 8),
1028 TEGRA194_MAIN_GPIO_PORT(FF, 3, 2, 2),
1029 TEGRA194_MAIN_GPIO_PORT(GG, 0, 0, 2)
1030};
1031
1032static const struct tegra186_pin_range tegra194_main_pin_ranges[] = {
1033 { TEGRA194_MAIN_GPIO(GG, 0), "pex_l5_clkreq_n_pgg0" },
1034 { TEGRA194_MAIN_GPIO(GG, 1), "pex_l5_rst_n_pgg1" },
1035};
1036
1037static const struct tegra_gpio_soc tegra194_main_soc = {
1038 .num_ports = ARRAY_SIZE(tegra194_main_ports),
1039 .ports = tegra194_main_ports,
1040 .name = "tegra194-gpio",
1041 .instance = 0,
1042 .num_irqs_per_bank = 8,
1043 .num_pin_ranges = ARRAY_SIZE(tegra194_main_pin_ranges),
1044 .pin_ranges = tegra194_main_pin_ranges,
1045 .pinmux = "nvidia,tegra194-pinmux",
1046};
1047
1048#define TEGRA194_AON_GPIO_PORT(_name, _bank, _port, _pins) \
1049 [TEGRA194_AON_GPIO_PORT_##_name] = { \
1050 .name = #_name, \
1051 .bank = _bank, \
1052 .port = _port, \
1053 .pins = _pins, \
1054 }
1055
1056static const struct tegra_gpio_port tegra194_aon_ports[] = {
1057 TEGRA194_AON_GPIO_PORT(AA, 0, 3, 8),
1058 TEGRA194_AON_GPIO_PORT(BB, 0, 4, 4),
1059 TEGRA194_AON_GPIO_PORT(CC, 0, 1, 8),
1060 TEGRA194_AON_GPIO_PORT(DD, 0, 2, 3),
1061 TEGRA194_AON_GPIO_PORT(EE, 0, 0, 7)
1062};
1063
1064static const struct tegra_gpio_soc tegra194_aon_soc = {
1065 .num_ports = ARRAY_SIZE(tegra194_aon_ports),
1066 .ports = tegra194_aon_ports,
1067 .name = "tegra194-gpio-aon",
1068 .instance = 1,
1069 .num_irqs_per_bank = 8,
1070 .has_gte = true,
1071};
1072
1073#define TEGRA234_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
1074 [TEGRA234_MAIN_GPIO_PORT_##_name] = { \
1075 .name = #_name, \
1076 .bank = _bank, \
1077 .port = _port, \
1078 .pins = _pins, \
1079 }
1080
1081static const struct tegra_gpio_port tegra234_main_ports[] = {
1082 TEGRA234_MAIN_GPIO_PORT( A, 0, 0, 8),
1083 TEGRA234_MAIN_GPIO_PORT( B, 0, 3, 1),
1084 TEGRA234_MAIN_GPIO_PORT( C, 5, 1, 8),
1085 TEGRA234_MAIN_GPIO_PORT( D, 5, 2, 4),
1086 TEGRA234_MAIN_GPIO_PORT( E, 5, 3, 8),
1087 TEGRA234_MAIN_GPIO_PORT( F, 5, 4, 6),
1088 TEGRA234_MAIN_GPIO_PORT( G, 4, 0, 8),
1089 TEGRA234_MAIN_GPIO_PORT( H, 4, 1, 8),
1090 TEGRA234_MAIN_GPIO_PORT( I, 4, 2, 7),
1091 TEGRA234_MAIN_GPIO_PORT( J, 5, 0, 6),
1092 TEGRA234_MAIN_GPIO_PORT( K, 3, 0, 8),
1093 TEGRA234_MAIN_GPIO_PORT( L, 3, 1, 4),
1094 TEGRA234_MAIN_GPIO_PORT( M, 2, 0, 8),
1095 TEGRA234_MAIN_GPIO_PORT( N, 2, 1, 8),
1096 TEGRA234_MAIN_GPIO_PORT( P, 2, 2, 8),
1097 TEGRA234_MAIN_GPIO_PORT( Q, 2, 3, 8),
1098 TEGRA234_MAIN_GPIO_PORT( R, 2, 4, 6),
1099 TEGRA234_MAIN_GPIO_PORT( X, 1, 0, 8),
1100 TEGRA234_MAIN_GPIO_PORT( Y, 1, 1, 8),
1101 TEGRA234_MAIN_GPIO_PORT( Z, 1, 2, 8),
1102 TEGRA234_MAIN_GPIO_PORT(AC, 0, 1, 8),
1103 TEGRA234_MAIN_GPIO_PORT(AD, 0, 2, 4),
1104 TEGRA234_MAIN_GPIO_PORT(AE, 3, 3, 2),
1105 TEGRA234_MAIN_GPIO_PORT(AF, 3, 4, 4),
1106 TEGRA234_MAIN_GPIO_PORT(AG, 3, 2, 8),
1107};
1108
1109static const struct tegra_gpio_soc tegra234_main_soc = {
1110 .num_ports = ARRAY_SIZE(tegra234_main_ports),
1111 .ports = tegra234_main_ports,
1112 .name = "tegra234-gpio",
1113 .instance = 0,
1114 .num_irqs_per_bank = 8,
1115};
1116
1117#define TEGRA234_AON_GPIO_PORT(_name, _bank, _port, _pins) \
1118 [TEGRA234_AON_GPIO_PORT_##_name] = { \
1119 .name = #_name, \
1120 .bank = _bank, \
1121 .port = _port, \
1122 .pins = _pins, \
1123 }
1124
1125static const struct tegra_gpio_port tegra234_aon_ports[] = {
1126 TEGRA234_AON_GPIO_PORT(AA, 0, 4, 8),
1127 TEGRA234_AON_GPIO_PORT(BB, 0, 5, 4),
1128 TEGRA234_AON_GPIO_PORT(CC, 0, 2, 8),
1129 TEGRA234_AON_GPIO_PORT(DD, 0, 3, 3),
1130 TEGRA234_AON_GPIO_PORT(EE, 0, 0, 8),
1131 TEGRA234_AON_GPIO_PORT(GG, 0, 1, 1),
1132};
1133
1134static const struct tegra_gpio_soc tegra234_aon_soc = {
1135 .num_ports = ARRAY_SIZE(tegra234_aon_ports),
1136 .ports = tegra234_aon_ports,
1137 .name = "tegra234-gpio-aon",
1138 .instance = 1,
1139 .num_irqs_per_bank = 8,
1140};
1141
1142#define TEGRA241_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
1143 [TEGRA241_MAIN_GPIO_PORT_##_name] = { \
1144 .name = #_name, \
1145 .bank = _bank, \
1146 .port = _port, \
1147 .pins = _pins, \
1148 }
1149
1150static const struct tegra_gpio_port tegra241_main_ports[] = {
1151 TEGRA241_MAIN_GPIO_PORT(A, 0, 0, 8),
1152 TEGRA241_MAIN_GPIO_PORT(B, 0, 1, 8),
1153 TEGRA241_MAIN_GPIO_PORT(C, 0, 2, 2),
1154 TEGRA241_MAIN_GPIO_PORT(D, 0, 3, 6),
1155 TEGRA241_MAIN_GPIO_PORT(E, 0, 4, 8),
1156 TEGRA241_MAIN_GPIO_PORT(F, 1, 0, 8),
1157 TEGRA241_MAIN_GPIO_PORT(G, 1, 1, 8),
1158 TEGRA241_MAIN_GPIO_PORT(H, 1, 2, 8),
1159 TEGRA241_MAIN_GPIO_PORT(J, 1, 3, 8),
1160 TEGRA241_MAIN_GPIO_PORT(K, 1, 4, 4),
1161 TEGRA241_MAIN_GPIO_PORT(L, 1, 5, 6),
1162};
1163
1164static const struct tegra_gpio_soc tegra241_main_soc = {
1165 .num_ports = ARRAY_SIZE(tegra241_main_ports),
1166 .ports = tegra241_main_ports,
1167 .name = "tegra241-gpio",
1168 .instance = 0,
1169 .num_irqs_per_bank = 8,
1170};
1171
1172#define TEGRA241_AON_GPIO_PORT(_name, _bank, _port, _pins) \
1173 [TEGRA241_AON_GPIO_PORT_##_name] = { \
1174 .name = #_name, \
1175 .bank = _bank, \
1176 .port = _port, \
1177 .pins = _pins, \
1178 }
1179
1180static const struct tegra_gpio_port tegra241_aon_ports[] = {
1181 TEGRA241_AON_GPIO_PORT(AA, 0, 0, 8),
1182 TEGRA241_AON_GPIO_PORT(BB, 0, 0, 4),
1183};
1184
1185static const struct tegra_gpio_soc tegra241_aon_soc = {
1186 .num_ports = ARRAY_SIZE(tegra241_aon_ports),
1187 .ports = tegra241_aon_ports,
1188 .name = "tegra241-gpio-aon",
1189 .instance = 1,
1190 .num_irqs_per_bank = 8,
1191};
1192
1193static const struct of_device_id tegra186_gpio_of_match[] = {
1194 {
1195 .compatible = "nvidia,tegra186-gpio",
1196 .data = &tegra186_main_soc
1197 }, {
1198 .compatible = "nvidia,tegra186-gpio-aon",
1199 .data = &tegra186_aon_soc
1200 }, {
1201 .compatible = "nvidia,tegra194-gpio",
1202 .data = &tegra194_main_soc
1203 }, {
1204 .compatible = "nvidia,tegra194-gpio-aon",
1205 .data = &tegra194_aon_soc
1206 }, {
1207 .compatible = "nvidia,tegra234-gpio",
1208 .data = &tegra234_main_soc
1209 }, {
1210 .compatible = "nvidia,tegra234-gpio-aon",
1211 .data = &tegra234_aon_soc
1212 }, {
1213 /* sentinel */
1214 }
1215};
1216MODULE_DEVICE_TABLE(of, tegra186_gpio_of_match);
1217
1218static const struct acpi_device_id tegra186_gpio_acpi_match[] = {
1219 { .id = "NVDA0108", .driver_data = (kernel_ulong_t)&tegra186_main_soc },
1220 { .id = "NVDA0208", .driver_data = (kernel_ulong_t)&tegra186_aon_soc },
1221 { .id = "NVDA0308", .driver_data = (kernel_ulong_t)&tegra194_main_soc },
1222 { .id = "NVDA0408", .driver_data = (kernel_ulong_t)&tegra194_aon_soc },
1223 { .id = "NVDA0508", .driver_data = (kernel_ulong_t)&tegra241_main_soc },
1224 { .id = "NVDA0608", .driver_data = (kernel_ulong_t)&tegra241_aon_soc },
1225 {}
1226};
1227MODULE_DEVICE_TABLE(acpi, tegra186_gpio_acpi_match);
1228
1229static struct platform_driver tegra186_gpio_driver = {
1230 .driver = {
1231 .name = "tegra186-gpio",
1232 .of_match_table = tegra186_gpio_of_match,
1233 .acpi_match_table = tegra186_gpio_acpi_match,
1234 },
1235 .probe = tegra186_gpio_probe,
1236};
1237module_platform_driver(tegra186_gpio_driver);
1238
1239MODULE_DESCRIPTION("NVIDIA Tegra186 GPIO controller driver");
1240MODULE_AUTHOR("Thierry Reding <treding@nvidia.com>");
1241MODULE_LICENSE("GPL v2");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (c) 2016-2022 NVIDIA Corporation
4 *
5 * Author: Thierry Reding <treding@nvidia.com>
6 * Dipen Patel <dpatel@nvidia.com>
7 */
8
9#include <linux/gpio/driver.h>
10#include <linux/hte.h>
11#include <linux/interrupt.h>
12#include <linux/irq.h>
13#include <linux/module.h>
14#include <linux/of.h>
15#include <linux/platform_device.h>
16#include <linux/seq_file.h>
17
18#include <dt-bindings/gpio/tegra186-gpio.h>
19#include <dt-bindings/gpio/tegra194-gpio.h>
20#include <dt-bindings/gpio/tegra234-gpio.h>
21#include <dt-bindings/gpio/tegra241-gpio.h>
22
23/* security registers */
24#define TEGRA186_GPIO_CTL_SCR 0x0c
25#define TEGRA186_GPIO_CTL_SCR_SEC_WEN BIT(28)
26#define TEGRA186_GPIO_CTL_SCR_SEC_REN BIT(27)
27
28#define TEGRA186_GPIO_INT_ROUTE_MAPPING(p, x) (0x14 + (p) * 0x20 + (x) * 4)
29
30#define TEGRA186_GPIO_VM 0x00
31#define TEGRA186_GPIO_VM_RW_MASK 0x03
32#define TEGRA186_GPIO_SCR 0x04
33#define TEGRA186_GPIO_SCR_PIN_SIZE 0x08
34#define TEGRA186_GPIO_SCR_PORT_SIZE 0x40
35#define TEGRA186_GPIO_SCR_SEC_WEN BIT(28)
36#define TEGRA186_GPIO_SCR_SEC_REN BIT(27)
37#define TEGRA186_GPIO_SCR_SEC_G1W BIT(9)
38#define TEGRA186_GPIO_SCR_SEC_G1R BIT(1)
39
40/* control registers */
41#define TEGRA186_GPIO_ENABLE_CONFIG 0x00
42#define TEGRA186_GPIO_ENABLE_CONFIG_ENABLE BIT(0)
43#define TEGRA186_GPIO_ENABLE_CONFIG_OUT BIT(1)
44#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_NONE (0x0 << 2)
45#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_LEVEL (0x1 << 2)
46#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE (0x2 << 2)
47#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE (0x3 << 2)
48#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_MASK (0x3 << 2)
49#define TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL BIT(4)
50#define TEGRA186_GPIO_ENABLE_CONFIG_DEBOUNCE BIT(5)
51#define TEGRA186_GPIO_ENABLE_CONFIG_INTERRUPT BIT(6)
52#define TEGRA186_GPIO_ENABLE_CONFIG_TIMESTAMP_FUNC BIT(7)
53
54#define TEGRA186_GPIO_DEBOUNCE_CONTROL 0x04
55#define TEGRA186_GPIO_DEBOUNCE_CONTROL_THRESHOLD(x) ((x) & 0xff)
56
57#define TEGRA186_GPIO_INPUT 0x08
58#define TEGRA186_GPIO_INPUT_HIGH BIT(0)
59
60#define TEGRA186_GPIO_OUTPUT_CONTROL 0x0c
61#define TEGRA186_GPIO_OUTPUT_CONTROL_FLOATED BIT(0)
62
63#define TEGRA186_GPIO_OUTPUT_VALUE 0x10
64#define TEGRA186_GPIO_OUTPUT_VALUE_HIGH BIT(0)
65
66#define TEGRA186_GPIO_INTERRUPT_CLEAR 0x14
67
68#define TEGRA186_GPIO_INTERRUPT_STATUS(x) (0x100 + (x) * 4)
69
70struct tegra_gpio_port {
71 const char *name;
72 unsigned int bank;
73 unsigned int port;
74 unsigned int pins;
75};
76
77struct tegra186_pin_range {
78 unsigned int offset;
79 const char *group;
80};
81
82struct tegra_gpio_soc {
83 const struct tegra_gpio_port *ports;
84 unsigned int num_ports;
85 const char *name;
86 unsigned int instance;
87
88 unsigned int num_irqs_per_bank;
89
90 const struct tegra186_pin_range *pin_ranges;
91 unsigned int num_pin_ranges;
92 const char *pinmux;
93 bool has_gte;
94 bool has_vm_support;
95};
96
97struct tegra_gpio {
98 struct gpio_chip gpio;
99 unsigned int num_irq;
100 unsigned int *irq;
101
102 const struct tegra_gpio_soc *soc;
103 unsigned int num_irqs_per_bank;
104 unsigned int num_banks;
105
106 void __iomem *secure;
107 void __iomem *base;
108};
109
110static const struct tegra_gpio_port *
111tegra186_gpio_get_port(struct tegra_gpio *gpio, unsigned int *pin)
112{
113 unsigned int start = 0, i;
114
115 for (i = 0; i < gpio->soc->num_ports; i++) {
116 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
117
118 if (*pin >= start && *pin < start + port->pins) {
119 *pin -= start;
120 return port;
121 }
122
123 start += port->pins;
124 }
125
126 return NULL;
127}
128
129static void __iomem *tegra186_gpio_get_base(struct tegra_gpio *gpio,
130 unsigned int pin)
131{
132 const struct tegra_gpio_port *port;
133 unsigned int offset;
134
135 port = tegra186_gpio_get_port(gpio, &pin);
136 if (!port)
137 return NULL;
138
139 offset = port->bank * 0x1000 + port->port * 0x200;
140
141 return gpio->base + offset + pin * 0x20;
142}
143
144static void __iomem *tegra186_gpio_get_secure_base(struct tegra_gpio *gpio,
145 unsigned int pin)
146{
147 const struct tegra_gpio_port *port;
148 unsigned int offset;
149
150 port = tegra186_gpio_get_port(gpio, &pin);
151 if (!port)
152 return NULL;
153
154 offset = port->bank * 0x1000 + port->port * TEGRA186_GPIO_SCR_PORT_SIZE;
155
156 return gpio->secure + offset + pin * TEGRA186_GPIO_SCR_PIN_SIZE;
157}
158
159static inline bool tegra186_gpio_is_accessible(struct tegra_gpio *gpio, unsigned int pin)
160{
161 void __iomem *secure;
162 u32 value;
163
164 secure = tegra186_gpio_get_secure_base(gpio, pin);
165
166 if (gpio->soc->has_vm_support) {
167 value = readl(secure + TEGRA186_GPIO_VM);
168 if ((value & TEGRA186_GPIO_VM_RW_MASK) != TEGRA186_GPIO_VM_RW_MASK)
169 return false;
170 }
171
172 value = __raw_readl(secure + TEGRA186_GPIO_SCR);
173
174 /*
175 * When SCR_SEC_[R|W]EN is unset, then we have full read/write access to all the
176 * registers for given GPIO pin.
177 * When SCR_SEC[R|W]EN is set, then there is need to further check the accompanying
178 * SCR_SEC_G1[R|W] bit to determine read/write access to all the registers for given
179 * GPIO pin.
180 */
181
182 if (((value & TEGRA186_GPIO_SCR_SEC_REN) == 0 ||
183 ((value & TEGRA186_GPIO_SCR_SEC_REN) && (value & TEGRA186_GPIO_SCR_SEC_G1R))) &&
184 ((value & TEGRA186_GPIO_SCR_SEC_WEN) == 0 ||
185 ((value & TEGRA186_GPIO_SCR_SEC_WEN) && (value & TEGRA186_GPIO_SCR_SEC_G1W))))
186 return true;
187
188 return false;
189}
190
191static int tegra186_init_valid_mask(struct gpio_chip *chip,
192 unsigned long *valid_mask, unsigned int ngpios)
193{
194 struct tegra_gpio *gpio = gpiochip_get_data(chip);
195 unsigned int j;
196
197 for (j = 0; j < ngpios; j++) {
198 if (!tegra186_gpio_is_accessible(gpio, j))
199 clear_bit(j, valid_mask);
200 }
201 return 0;
202}
203
204static int tegra186_gpio_get_direction(struct gpio_chip *chip,
205 unsigned int offset)
206{
207 struct tegra_gpio *gpio = gpiochip_get_data(chip);
208 void __iomem *base;
209 u32 value;
210
211 base = tegra186_gpio_get_base(gpio, offset);
212 if (WARN_ON(base == NULL))
213 return -ENODEV;
214
215 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
216 if (value & TEGRA186_GPIO_ENABLE_CONFIG_OUT)
217 return GPIO_LINE_DIRECTION_OUT;
218
219 return GPIO_LINE_DIRECTION_IN;
220}
221
222static int tegra186_gpio_direction_input(struct gpio_chip *chip,
223 unsigned int offset)
224{
225 struct tegra_gpio *gpio = gpiochip_get_data(chip);
226 void __iomem *base;
227 u32 value;
228
229 base = tegra186_gpio_get_base(gpio, offset);
230 if (WARN_ON(base == NULL))
231 return -ENODEV;
232
233 value = readl(base + TEGRA186_GPIO_OUTPUT_CONTROL);
234 value |= TEGRA186_GPIO_OUTPUT_CONTROL_FLOATED;
235 writel(value, base + TEGRA186_GPIO_OUTPUT_CONTROL);
236
237 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
238 value |= TEGRA186_GPIO_ENABLE_CONFIG_ENABLE;
239 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_OUT;
240 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
241
242 return 0;
243}
244
245static int tegra186_gpio_direction_output(struct gpio_chip *chip,
246 unsigned int offset, int level)
247{
248 struct tegra_gpio *gpio = gpiochip_get_data(chip);
249 void __iomem *base;
250 u32 value;
251
252 /* configure output level first */
253 chip->set(chip, offset, level);
254
255 base = tegra186_gpio_get_base(gpio, offset);
256 if (WARN_ON(base == NULL))
257 return -EINVAL;
258
259 /* set the direction */
260 value = readl(base + TEGRA186_GPIO_OUTPUT_CONTROL);
261 value &= ~TEGRA186_GPIO_OUTPUT_CONTROL_FLOATED;
262 writel(value, base + TEGRA186_GPIO_OUTPUT_CONTROL);
263
264 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
265 value |= TEGRA186_GPIO_ENABLE_CONFIG_ENABLE;
266 value |= TEGRA186_GPIO_ENABLE_CONFIG_OUT;
267 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
268
269 return 0;
270}
271
272#define HTE_BOTH_EDGES (HTE_RISING_EDGE_TS | HTE_FALLING_EDGE_TS)
273
274static int tegra186_gpio_en_hw_ts(struct gpio_chip *gc, u32 offset,
275 unsigned long flags)
276{
277 struct tegra_gpio *gpio;
278 void __iomem *base;
279 int value;
280
281 if (!gc)
282 return -EINVAL;
283
284 gpio = gpiochip_get_data(gc);
285 if (!gpio)
286 return -ENODEV;
287
288 base = tegra186_gpio_get_base(gpio, offset);
289 if (WARN_ON(base == NULL))
290 return -EINVAL;
291
292 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
293 value |= TEGRA186_GPIO_ENABLE_CONFIG_TIMESTAMP_FUNC;
294
295 if (flags == HTE_BOTH_EDGES) {
296 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE;
297 } else if (flags == HTE_RISING_EDGE_TS) {
298 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
299 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
300 } else if (flags == HTE_FALLING_EDGE_TS) {
301 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
302 }
303
304 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
305
306 return 0;
307}
308
309static int tegra186_gpio_dis_hw_ts(struct gpio_chip *gc, u32 offset,
310 unsigned long flags)
311{
312 struct tegra_gpio *gpio;
313 void __iomem *base;
314 int value;
315
316 if (!gc)
317 return -EINVAL;
318
319 gpio = gpiochip_get_data(gc);
320 if (!gpio)
321 return -ENODEV;
322
323 base = tegra186_gpio_get_base(gpio, offset);
324 if (WARN_ON(base == NULL))
325 return -EINVAL;
326
327 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
328 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TIMESTAMP_FUNC;
329 if (flags == HTE_BOTH_EDGES) {
330 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE;
331 } else if (flags == HTE_RISING_EDGE_TS) {
332 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
333 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
334 } else if (flags == HTE_FALLING_EDGE_TS) {
335 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
336 }
337 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
338
339 return 0;
340}
341
342static int tegra186_gpio_get(struct gpio_chip *chip, unsigned int offset)
343{
344 struct tegra_gpio *gpio = gpiochip_get_data(chip);
345 void __iomem *base;
346 u32 value;
347
348 base = tegra186_gpio_get_base(gpio, offset);
349 if (WARN_ON(base == NULL))
350 return -ENODEV;
351
352 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
353 if (value & TEGRA186_GPIO_ENABLE_CONFIG_OUT)
354 value = readl(base + TEGRA186_GPIO_OUTPUT_VALUE);
355 else
356 value = readl(base + TEGRA186_GPIO_INPUT);
357
358 return value & BIT(0);
359}
360
361static void tegra186_gpio_set(struct gpio_chip *chip, unsigned int offset,
362 int level)
363{
364 struct tegra_gpio *gpio = gpiochip_get_data(chip);
365 void __iomem *base;
366 u32 value;
367
368 base = tegra186_gpio_get_base(gpio, offset);
369 if (WARN_ON(base == NULL))
370 return;
371
372 value = readl(base + TEGRA186_GPIO_OUTPUT_VALUE);
373 if (level == 0)
374 value &= ~TEGRA186_GPIO_OUTPUT_VALUE_HIGH;
375 else
376 value |= TEGRA186_GPIO_OUTPUT_VALUE_HIGH;
377
378 writel(value, base + TEGRA186_GPIO_OUTPUT_VALUE);
379}
380
381static int tegra186_gpio_set_config(struct gpio_chip *chip,
382 unsigned int offset,
383 unsigned long config)
384{
385 struct tegra_gpio *gpio = gpiochip_get_data(chip);
386 u32 debounce, value;
387 void __iomem *base;
388
389 base = tegra186_gpio_get_base(gpio, offset);
390 if (base == NULL)
391 return -ENXIO;
392
393 if (pinconf_to_config_param(config) != PIN_CONFIG_INPUT_DEBOUNCE)
394 return -ENOTSUPP;
395
396 debounce = pinconf_to_config_argument(config);
397
398 /*
399 * The Tegra186 GPIO controller supports a maximum of 255 ms debounce
400 * time.
401 */
402 if (debounce > 255000)
403 return -EINVAL;
404
405 debounce = DIV_ROUND_UP(debounce, USEC_PER_MSEC);
406
407 value = TEGRA186_GPIO_DEBOUNCE_CONTROL_THRESHOLD(debounce);
408 writel(value, base + TEGRA186_GPIO_DEBOUNCE_CONTROL);
409
410 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
411 value |= TEGRA186_GPIO_ENABLE_CONFIG_DEBOUNCE;
412 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
413
414 return 0;
415}
416
417static int tegra186_gpio_add_pin_ranges(struct gpio_chip *chip)
418{
419 struct tegra_gpio *gpio = gpiochip_get_data(chip);
420 struct pinctrl_dev *pctldev;
421 struct device_node *np;
422 unsigned int i, j;
423 int err;
424
425 if (!gpio->soc->pinmux || gpio->soc->num_pin_ranges == 0)
426 return 0;
427
428 np = of_find_compatible_node(NULL, NULL, gpio->soc->pinmux);
429 if (!np)
430 return -ENODEV;
431
432 pctldev = of_pinctrl_get(np);
433 of_node_put(np);
434 if (!pctldev)
435 return -EPROBE_DEFER;
436
437 for (i = 0; i < gpio->soc->num_pin_ranges; i++) {
438 unsigned int pin = gpio->soc->pin_ranges[i].offset, port;
439 const char *group = gpio->soc->pin_ranges[i].group;
440
441 port = pin / 8;
442 pin = pin % 8;
443
444 if (port >= gpio->soc->num_ports) {
445 dev_warn(chip->parent, "invalid port %u for %s\n",
446 port, group);
447 continue;
448 }
449
450 for (j = 0; j < port; j++)
451 pin += gpio->soc->ports[j].pins;
452
453 err = gpiochip_add_pingroup_range(chip, pctldev, pin, group);
454 if (err < 0)
455 return err;
456 }
457
458 return 0;
459}
460
461static int tegra186_gpio_of_xlate(struct gpio_chip *chip,
462 const struct of_phandle_args *spec,
463 u32 *flags)
464{
465 struct tegra_gpio *gpio = gpiochip_get_data(chip);
466 unsigned int port, pin, i, offset = 0;
467
468 if (WARN_ON(chip->of_gpio_n_cells < 2))
469 return -EINVAL;
470
471 if (WARN_ON(spec->args_count < chip->of_gpio_n_cells))
472 return -EINVAL;
473
474 port = spec->args[0] / 8;
475 pin = spec->args[0] % 8;
476
477 if (port >= gpio->soc->num_ports) {
478 dev_err(chip->parent, "invalid port number: %u\n", port);
479 return -EINVAL;
480 }
481
482 for (i = 0; i < port; i++)
483 offset += gpio->soc->ports[i].pins;
484
485 if (flags)
486 *flags = spec->args[1];
487
488 return offset + pin;
489}
490
491#define to_tegra_gpio(x) container_of((x), struct tegra_gpio, gpio)
492
493static void tegra186_irq_ack(struct irq_data *data)
494{
495 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
496 struct tegra_gpio *gpio = to_tegra_gpio(gc);
497 void __iomem *base;
498
499 base = tegra186_gpio_get_base(gpio, data->hwirq);
500 if (WARN_ON(base == NULL))
501 return;
502
503 writel(1, base + TEGRA186_GPIO_INTERRUPT_CLEAR);
504}
505
506static void tegra186_irq_mask(struct irq_data *data)
507{
508 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
509 struct tegra_gpio *gpio = to_tegra_gpio(gc);
510 void __iomem *base;
511 u32 value;
512
513 base = tegra186_gpio_get_base(gpio, data->hwirq);
514 if (WARN_ON(base == NULL))
515 return;
516
517 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
518 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_INTERRUPT;
519 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
520
521 gpiochip_disable_irq(&gpio->gpio, data->hwirq);
522}
523
524static void tegra186_irq_unmask(struct irq_data *data)
525{
526 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
527 struct tegra_gpio *gpio = to_tegra_gpio(gc);
528 void __iomem *base;
529 u32 value;
530
531 base = tegra186_gpio_get_base(gpio, data->hwirq);
532 if (WARN_ON(base == NULL))
533 return;
534
535 gpiochip_enable_irq(&gpio->gpio, data->hwirq);
536
537 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
538 value |= TEGRA186_GPIO_ENABLE_CONFIG_INTERRUPT;
539 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
540}
541
542static int tegra186_irq_set_type(struct irq_data *data, unsigned int type)
543{
544 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
545 struct tegra_gpio *gpio = to_tegra_gpio(gc);
546 void __iomem *base;
547 u32 value;
548
549 base = tegra186_gpio_get_base(gpio, data->hwirq);
550 if (WARN_ON(base == NULL))
551 return -ENODEV;
552
553 value = readl(base + TEGRA186_GPIO_ENABLE_CONFIG);
554 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_MASK;
555 value &= ~TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
556
557 switch (type & IRQ_TYPE_SENSE_MASK) {
558 case IRQ_TYPE_NONE:
559 break;
560
561 case IRQ_TYPE_EDGE_RISING:
562 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
563 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
564 break;
565
566 case IRQ_TYPE_EDGE_FALLING:
567 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_SINGLE_EDGE;
568 break;
569
570 case IRQ_TYPE_EDGE_BOTH:
571 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_DOUBLE_EDGE;
572 break;
573
574 case IRQ_TYPE_LEVEL_HIGH:
575 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_LEVEL;
576 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_LEVEL;
577 break;
578
579 case IRQ_TYPE_LEVEL_LOW:
580 value |= TEGRA186_GPIO_ENABLE_CONFIG_TRIGGER_TYPE_LEVEL;
581 break;
582
583 default:
584 return -EINVAL;
585 }
586
587 writel(value, base + TEGRA186_GPIO_ENABLE_CONFIG);
588
589 if ((type & IRQ_TYPE_EDGE_BOTH) == 0)
590 irq_set_handler_locked(data, handle_level_irq);
591 else
592 irq_set_handler_locked(data, handle_edge_irq);
593
594 if (data->parent_data)
595 return irq_chip_set_type_parent(data, type);
596
597 return 0;
598}
599
600static int tegra186_irq_set_wake(struct irq_data *data, unsigned int on)
601{
602 if (data->parent_data)
603 return irq_chip_set_wake_parent(data, on);
604
605 return 0;
606}
607
608static void tegra186_irq_print_chip(struct irq_data *data, struct seq_file *p)
609{
610 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
611
612 seq_printf(p, dev_name(gc->parent));
613}
614
615static const struct irq_chip tegra186_gpio_irq_chip = {
616 .irq_ack = tegra186_irq_ack,
617 .irq_mask = tegra186_irq_mask,
618 .irq_unmask = tegra186_irq_unmask,
619 .irq_set_type = tegra186_irq_set_type,
620 .irq_set_wake = tegra186_irq_set_wake,
621 .irq_print_chip = tegra186_irq_print_chip,
622 .flags = IRQCHIP_IMMUTABLE,
623 GPIOCHIP_IRQ_RESOURCE_HELPERS,
624};
625
626static void tegra186_gpio_irq(struct irq_desc *desc)
627{
628 struct tegra_gpio *gpio = irq_desc_get_handler_data(desc);
629 struct irq_domain *domain = gpio->gpio.irq.domain;
630 struct irq_chip *chip = irq_desc_get_chip(desc);
631 unsigned int parent = irq_desc_get_irq(desc);
632 unsigned int i, j, offset = 0;
633
634 chained_irq_enter(chip, desc);
635
636 for (i = 0; i < gpio->soc->num_ports; i++) {
637 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
638 unsigned int pin;
639 unsigned long value;
640 void __iomem *base;
641
642 base = gpio->base + port->bank * 0x1000 + port->port * 0x200;
643
644 /* skip ports that are not associated with this bank */
645 for (j = 0; j < gpio->num_irqs_per_bank; j++) {
646 if (parent == gpio->irq[port->bank * gpio->num_irqs_per_bank + j])
647 break;
648 }
649
650 if (j == gpio->num_irqs_per_bank)
651 goto skip;
652
653 value = readl(base + TEGRA186_GPIO_INTERRUPT_STATUS(1));
654
655 for_each_set_bit(pin, &value, port->pins) {
656 int ret = generic_handle_domain_irq(domain, offset + pin);
657 WARN_RATELIMIT(ret, "hwirq = %d", offset + pin);
658 }
659
660skip:
661 offset += port->pins;
662 }
663
664 chained_irq_exit(chip, desc);
665}
666
667static int tegra186_gpio_irq_domain_translate(struct irq_domain *domain,
668 struct irq_fwspec *fwspec,
669 unsigned long *hwirq,
670 unsigned int *type)
671{
672 struct tegra_gpio *gpio = gpiochip_get_data(domain->host_data);
673 unsigned int port, pin, i, offset = 0;
674
675 if (WARN_ON(gpio->gpio.of_gpio_n_cells < 2))
676 return -EINVAL;
677
678 if (WARN_ON(fwspec->param_count < gpio->gpio.of_gpio_n_cells))
679 return -EINVAL;
680
681 port = fwspec->param[0] / 8;
682 pin = fwspec->param[0] % 8;
683
684 if (port >= gpio->soc->num_ports)
685 return -EINVAL;
686
687 for (i = 0; i < port; i++)
688 offset += gpio->soc->ports[i].pins;
689
690 *type = fwspec->param[1] & IRQ_TYPE_SENSE_MASK;
691 *hwirq = offset + pin;
692
693 return 0;
694}
695
696static int tegra186_gpio_populate_parent_fwspec(struct gpio_chip *chip,
697 union gpio_irq_fwspec *gfwspec,
698 unsigned int parent_hwirq,
699 unsigned int parent_type)
700{
701 struct tegra_gpio *gpio = gpiochip_get_data(chip);
702 struct irq_fwspec *fwspec = &gfwspec->fwspec;
703
704 fwspec->fwnode = chip->irq.parent_domain->fwnode;
705 fwspec->param_count = 3;
706 fwspec->param[0] = gpio->soc->instance;
707 fwspec->param[1] = parent_hwirq;
708 fwspec->param[2] = parent_type;
709
710 return 0;
711}
712
713static int tegra186_gpio_child_to_parent_hwirq(struct gpio_chip *chip,
714 unsigned int hwirq,
715 unsigned int type,
716 unsigned int *parent_hwirq,
717 unsigned int *parent_type)
718{
719 *parent_hwirq = chip->irq.child_offset_to_irq(chip, hwirq);
720 *parent_type = type;
721
722 return 0;
723}
724
725static unsigned int tegra186_gpio_child_offset_to_irq(struct gpio_chip *chip,
726 unsigned int offset)
727{
728 struct tegra_gpio *gpio = gpiochip_get_data(chip);
729 unsigned int i;
730
731 for (i = 0; i < gpio->soc->num_ports; i++) {
732 if (offset < gpio->soc->ports[i].pins)
733 break;
734
735 offset -= gpio->soc->ports[i].pins;
736 }
737
738 return offset + i * 8;
739}
740
741static const struct of_device_id tegra186_pmc_of_match[] = {
742 { .compatible = "nvidia,tegra186-pmc" },
743 { .compatible = "nvidia,tegra194-pmc" },
744 { .compatible = "nvidia,tegra234-pmc" },
745 { /* sentinel */ }
746};
747
748static void tegra186_gpio_init_route_mapping(struct tegra_gpio *gpio)
749{
750 struct device *dev = gpio->gpio.parent;
751 unsigned int i;
752 u32 value;
753
754 for (i = 0; i < gpio->soc->num_ports; i++) {
755 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
756 unsigned int offset, p = port->port;
757 void __iomem *base;
758
759 base = gpio->secure + port->bank * 0x1000 + 0x800;
760
761 value = readl(base + TEGRA186_GPIO_CTL_SCR);
762
763 /*
764 * For controllers that haven't been locked down yet, make
765 * sure to program the default interrupt route mapping.
766 */
767 if ((value & TEGRA186_GPIO_CTL_SCR_SEC_REN) == 0 &&
768 (value & TEGRA186_GPIO_CTL_SCR_SEC_WEN) == 0) {
769 /*
770 * On Tegra194 and later, each pin can be routed to one or more
771 * interrupts.
772 */
773 dev_dbg(dev, "programming default interrupt routing for port %s\n",
774 port->name);
775
776 offset = TEGRA186_GPIO_INT_ROUTE_MAPPING(p, 0);
777
778 /*
779 * By default we only want to route GPIO pins to IRQ 0. This works
780 * only under the assumption that we're running as the host kernel
781 * and hence all GPIO pins are owned by Linux.
782 *
783 * For cases where Linux is the guest OS, the hypervisor will have
784 * to configure the interrupt routing and pass only the valid
785 * interrupts via device tree.
786 */
787 value = readl(base + offset);
788 value = BIT(port->pins) - 1;
789 writel(value, base + offset);
790 }
791 }
792}
793
794static unsigned int tegra186_gpio_irqs_per_bank(struct tegra_gpio *gpio)
795{
796 struct device *dev = gpio->gpio.parent;
797
798 if (gpio->num_irq > gpio->num_banks) {
799 if (gpio->num_irq % gpio->num_banks != 0)
800 goto error;
801 }
802
803 if (gpio->num_irq < gpio->num_banks)
804 goto error;
805
806 gpio->num_irqs_per_bank = gpio->num_irq / gpio->num_banks;
807
808 if (gpio->num_irqs_per_bank > gpio->soc->num_irqs_per_bank)
809 goto error;
810
811 return 0;
812
813error:
814 dev_err(dev, "invalid number of interrupts (%u) for %u banks\n",
815 gpio->num_irq, gpio->num_banks);
816 return -EINVAL;
817}
818
819static int tegra186_gpio_probe(struct platform_device *pdev)
820{
821 unsigned int i, j, offset;
822 struct gpio_irq_chip *irq;
823 struct tegra_gpio *gpio;
824 struct device_node *np;
825 char **names;
826 int err;
827
828 gpio = devm_kzalloc(&pdev->dev, sizeof(*gpio), GFP_KERNEL);
829 if (!gpio)
830 return -ENOMEM;
831
832 gpio->soc = device_get_match_data(&pdev->dev);
833 gpio->gpio.label = gpio->soc->name;
834 gpio->gpio.parent = &pdev->dev;
835
836 /* count the number of banks in the controller */
837 for (i = 0; i < gpio->soc->num_ports; i++)
838 if (gpio->soc->ports[i].bank > gpio->num_banks)
839 gpio->num_banks = gpio->soc->ports[i].bank;
840
841 gpio->num_banks++;
842
843 /* get register apertures */
844 gpio->secure = devm_platform_ioremap_resource_byname(pdev, "security");
845 if (IS_ERR(gpio->secure)) {
846 gpio->secure = devm_platform_ioremap_resource(pdev, 0);
847 if (IS_ERR(gpio->secure))
848 return PTR_ERR(gpio->secure);
849 }
850
851 gpio->base = devm_platform_ioremap_resource_byname(pdev, "gpio");
852 if (IS_ERR(gpio->base)) {
853 gpio->base = devm_platform_ioremap_resource(pdev, 1);
854 if (IS_ERR(gpio->base))
855 return PTR_ERR(gpio->base);
856 }
857
858 err = platform_irq_count(pdev);
859 if (err < 0)
860 return err;
861
862 gpio->num_irq = err;
863
864 err = tegra186_gpio_irqs_per_bank(gpio);
865 if (err < 0)
866 return err;
867
868 gpio->irq = devm_kcalloc(&pdev->dev, gpio->num_irq, sizeof(*gpio->irq),
869 GFP_KERNEL);
870 if (!gpio->irq)
871 return -ENOMEM;
872
873 for (i = 0; i < gpio->num_irq; i++) {
874 err = platform_get_irq(pdev, i);
875 if (err < 0)
876 return err;
877
878 gpio->irq[i] = err;
879 }
880
881 gpio->gpio.request = gpiochip_generic_request;
882 gpio->gpio.free = gpiochip_generic_free;
883 gpio->gpio.get_direction = tegra186_gpio_get_direction;
884 gpio->gpio.direction_input = tegra186_gpio_direction_input;
885 gpio->gpio.direction_output = tegra186_gpio_direction_output;
886 gpio->gpio.get = tegra186_gpio_get;
887 gpio->gpio.set = tegra186_gpio_set;
888 gpio->gpio.set_config = tegra186_gpio_set_config;
889 gpio->gpio.add_pin_ranges = tegra186_gpio_add_pin_ranges;
890 gpio->gpio.init_valid_mask = tegra186_init_valid_mask;
891 if (gpio->soc->has_gte) {
892 gpio->gpio.en_hw_timestamp = tegra186_gpio_en_hw_ts;
893 gpio->gpio.dis_hw_timestamp = tegra186_gpio_dis_hw_ts;
894 }
895
896 gpio->gpio.base = -1;
897
898 for (i = 0; i < gpio->soc->num_ports; i++)
899 gpio->gpio.ngpio += gpio->soc->ports[i].pins;
900
901 names = devm_kcalloc(gpio->gpio.parent, gpio->gpio.ngpio,
902 sizeof(*names), GFP_KERNEL);
903 if (!names)
904 return -ENOMEM;
905
906 for (i = 0, offset = 0; i < gpio->soc->num_ports; i++) {
907 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
908 char *name;
909
910 for (j = 0; j < port->pins; j++) {
911 name = devm_kasprintf(gpio->gpio.parent, GFP_KERNEL,
912 "P%s.%02x", port->name, j);
913 if (!name)
914 return -ENOMEM;
915
916 names[offset + j] = name;
917 }
918
919 offset += port->pins;
920 }
921
922 gpio->gpio.names = (const char * const *)names;
923
924#if defined(CONFIG_OF_GPIO)
925 gpio->gpio.of_gpio_n_cells = 2;
926 gpio->gpio.of_xlate = tegra186_gpio_of_xlate;
927#endif /* CONFIG_OF_GPIO */
928
929 irq = &gpio->gpio.irq;
930 gpio_irq_chip_set_chip(irq, &tegra186_gpio_irq_chip);
931 irq->fwnode = of_node_to_fwnode(pdev->dev.of_node);
932 irq->child_to_parent_hwirq = tegra186_gpio_child_to_parent_hwirq;
933 irq->populate_parent_alloc_arg = tegra186_gpio_populate_parent_fwspec;
934 irq->child_offset_to_irq = tegra186_gpio_child_offset_to_irq;
935 irq->child_irq_domain_ops.translate = tegra186_gpio_irq_domain_translate;
936 irq->handler = handle_simple_irq;
937 irq->default_type = IRQ_TYPE_NONE;
938 irq->parent_handler = tegra186_gpio_irq;
939 irq->parent_handler_data = gpio;
940 irq->num_parents = gpio->num_irq;
941
942 /*
943 * To simplify things, use a single interrupt per bank for now. Some
944 * chips support up to 8 interrupts per bank, which can be useful to
945 * distribute the load and decrease the processing latency for GPIOs
946 * but it also requires a more complicated interrupt routing than we
947 * currently program.
948 */
949 if (gpio->num_irqs_per_bank > 1) {
950 irq->parents = devm_kcalloc(&pdev->dev, gpio->num_banks,
951 sizeof(*irq->parents), GFP_KERNEL);
952 if (!irq->parents)
953 return -ENOMEM;
954
955 for (i = 0; i < gpio->num_banks; i++)
956 irq->parents[i] = gpio->irq[i * gpio->num_irqs_per_bank];
957
958 irq->num_parents = gpio->num_banks;
959 } else {
960 irq->num_parents = gpio->num_irq;
961 irq->parents = gpio->irq;
962 }
963
964 if (gpio->soc->num_irqs_per_bank > 1)
965 tegra186_gpio_init_route_mapping(gpio);
966
967 np = of_find_matching_node(NULL, tegra186_pmc_of_match);
968 if (np) {
969 if (of_device_is_available(np)) {
970 irq->parent_domain = irq_find_host(np);
971 of_node_put(np);
972
973 if (!irq->parent_domain)
974 return -EPROBE_DEFER;
975 } else {
976 of_node_put(np);
977 }
978 }
979
980 irq->map = devm_kcalloc(&pdev->dev, gpio->gpio.ngpio,
981 sizeof(*irq->map), GFP_KERNEL);
982 if (!irq->map)
983 return -ENOMEM;
984
985 for (i = 0, offset = 0; i < gpio->soc->num_ports; i++) {
986 const struct tegra_gpio_port *port = &gpio->soc->ports[i];
987
988 for (j = 0; j < port->pins; j++)
989 irq->map[offset + j] = irq->parents[port->bank];
990
991 offset += port->pins;
992 }
993
994 return devm_gpiochip_add_data(&pdev->dev, &gpio->gpio, gpio);
995}
996
997#define TEGRA186_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
998 [TEGRA186_MAIN_GPIO_PORT_##_name] = { \
999 .name = #_name, \
1000 .bank = _bank, \
1001 .port = _port, \
1002 .pins = _pins, \
1003 }
1004
1005static const struct tegra_gpio_port tegra186_main_ports[] = {
1006 TEGRA186_MAIN_GPIO_PORT( A, 2, 0, 7),
1007 TEGRA186_MAIN_GPIO_PORT( B, 3, 0, 7),
1008 TEGRA186_MAIN_GPIO_PORT( C, 3, 1, 7),
1009 TEGRA186_MAIN_GPIO_PORT( D, 3, 2, 6),
1010 TEGRA186_MAIN_GPIO_PORT( E, 2, 1, 8),
1011 TEGRA186_MAIN_GPIO_PORT( F, 2, 2, 6),
1012 TEGRA186_MAIN_GPIO_PORT( G, 4, 1, 6),
1013 TEGRA186_MAIN_GPIO_PORT( H, 1, 0, 7),
1014 TEGRA186_MAIN_GPIO_PORT( I, 0, 4, 8),
1015 TEGRA186_MAIN_GPIO_PORT( J, 5, 0, 8),
1016 TEGRA186_MAIN_GPIO_PORT( K, 5, 1, 1),
1017 TEGRA186_MAIN_GPIO_PORT( L, 1, 1, 8),
1018 TEGRA186_MAIN_GPIO_PORT( M, 5, 3, 6),
1019 TEGRA186_MAIN_GPIO_PORT( N, 0, 0, 7),
1020 TEGRA186_MAIN_GPIO_PORT( O, 0, 1, 4),
1021 TEGRA186_MAIN_GPIO_PORT( P, 4, 0, 7),
1022 TEGRA186_MAIN_GPIO_PORT( Q, 0, 2, 6),
1023 TEGRA186_MAIN_GPIO_PORT( R, 0, 5, 6),
1024 TEGRA186_MAIN_GPIO_PORT( T, 0, 3, 4),
1025 TEGRA186_MAIN_GPIO_PORT( X, 1, 2, 8),
1026 TEGRA186_MAIN_GPIO_PORT( Y, 1, 3, 7),
1027 TEGRA186_MAIN_GPIO_PORT(BB, 2, 3, 2),
1028 TEGRA186_MAIN_GPIO_PORT(CC, 5, 2, 4),
1029};
1030
1031static const struct tegra_gpio_soc tegra186_main_soc = {
1032 .num_ports = ARRAY_SIZE(tegra186_main_ports),
1033 .ports = tegra186_main_ports,
1034 .name = "tegra186-gpio",
1035 .instance = 0,
1036 .num_irqs_per_bank = 1,
1037 .has_vm_support = false,
1038};
1039
1040#define TEGRA186_AON_GPIO_PORT(_name, _bank, _port, _pins) \
1041 [TEGRA186_AON_GPIO_PORT_##_name] = { \
1042 .name = #_name, \
1043 .bank = _bank, \
1044 .port = _port, \
1045 .pins = _pins, \
1046 }
1047
1048static const struct tegra_gpio_port tegra186_aon_ports[] = {
1049 TEGRA186_AON_GPIO_PORT( S, 0, 1, 5),
1050 TEGRA186_AON_GPIO_PORT( U, 0, 2, 6),
1051 TEGRA186_AON_GPIO_PORT( V, 0, 4, 8),
1052 TEGRA186_AON_GPIO_PORT( W, 0, 5, 8),
1053 TEGRA186_AON_GPIO_PORT( Z, 0, 7, 4),
1054 TEGRA186_AON_GPIO_PORT(AA, 0, 6, 8),
1055 TEGRA186_AON_GPIO_PORT(EE, 0, 3, 3),
1056 TEGRA186_AON_GPIO_PORT(FF, 0, 0, 5),
1057};
1058
1059static const struct tegra_gpio_soc tegra186_aon_soc = {
1060 .num_ports = ARRAY_SIZE(tegra186_aon_ports),
1061 .ports = tegra186_aon_ports,
1062 .name = "tegra186-gpio-aon",
1063 .instance = 1,
1064 .num_irqs_per_bank = 1,
1065 .has_vm_support = false,
1066};
1067
1068#define TEGRA194_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
1069 [TEGRA194_MAIN_GPIO_PORT_##_name] = { \
1070 .name = #_name, \
1071 .bank = _bank, \
1072 .port = _port, \
1073 .pins = _pins, \
1074 }
1075
1076static const struct tegra_gpio_port tegra194_main_ports[] = {
1077 TEGRA194_MAIN_GPIO_PORT( A, 1, 2, 8),
1078 TEGRA194_MAIN_GPIO_PORT( B, 4, 7, 2),
1079 TEGRA194_MAIN_GPIO_PORT( C, 4, 3, 8),
1080 TEGRA194_MAIN_GPIO_PORT( D, 4, 4, 4),
1081 TEGRA194_MAIN_GPIO_PORT( E, 4, 5, 8),
1082 TEGRA194_MAIN_GPIO_PORT( F, 4, 6, 6),
1083 TEGRA194_MAIN_GPIO_PORT( G, 4, 0, 8),
1084 TEGRA194_MAIN_GPIO_PORT( H, 4, 1, 8),
1085 TEGRA194_MAIN_GPIO_PORT( I, 4, 2, 5),
1086 TEGRA194_MAIN_GPIO_PORT( J, 5, 1, 6),
1087 TEGRA194_MAIN_GPIO_PORT( K, 3, 0, 8),
1088 TEGRA194_MAIN_GPIO_PORT( L, 3, 1, 4),
1089 TEGRA194_MAIN_GPIO_PORT( M, 2, 3, 8),
1090 TEGRA194_MAIN_GPIO_PORT( N, 2, 4, 3),
1091 TEGRA194_MAIN_GPIO_PORT( O, 5, 0, 6),
1092 TEGRA194_MAIN_GPIO_PORT( P, 2, 5, 8),
1093 TEGRA194_MAIN_GPIO_PORT( Q, 2, 6, 8),
1094 TEGRA194_MAIN_GPIO_PORT( R, 2, 7, 6),
1095 TEGRA194_MAIN_GPIO_PORT( S, 3, 3, 8),
1096 TEGRA194_MAIN_GPIO_PORT( T, 3, 4, 8),
1097 TEGRA194_MAIN_GPIO_PORT( U, 3, 5, 1),
1098 TEGRA194_MAIN_GPIO_PORT( V, 1, 0, 8),
1099 TEGRA194_MAIN_GPIO_PORT( W, 1, 1, 2),
1100 TEGRA194_MAIN_GPIO_PORT( X, 2, 0, 8),
1101 TEGRA194_MAIN_GPIO_PORT( Y, 2, 1, 8),
1102 TEGRA194_MAIN_GPIO_PORT( Z, 2, 2, 8),
1103 TEGRA194_MAIN_GPIO_PORT(FF, 3, 2, 2),
1104 TEGRA194_MAIN_GPIO_PORT(GG, 0, 0, 2)
1105};
1106
1107static const struct tegra186_pin_range tegra194_main_pin_ranges[] = {
1108 { TEGRA194_MAIN_GPIO(GG, 0), "pex_l5_clkreq_n_pgg0" },
1109 { TEGRA194_MAIN_GPIO(GG, 1), "pex_l5_rst_n_pgg1" },
1110};
1111
1112static const struct tegra_gpio_soc tegra194_main_soc = {
1113 .num_ports = ARRAY_SIZE(tegra194_main_ports),
1114 .ports = tegra194_main_ports,
1115 .name = "tegra194-gpio",
1116 .instance = 0,
1117 .num_irqs_per_bank = 8,
1118 .num_pin_ranges = ARRAY_SIZE(tegra194_main_pin_ranges),
1119 .pin_ranges = tegra194_main_pin_ranges,
1120 .pinmux = "nvidia,tegra194-pinmux",
1121 .has_vm_support = true,
1122};
1123
1124#define TEGRA194_AON_GPIO_PORT(_name, _bank, _port, _pins) \
1125 [TEGRA194_AON_GPIO_PORT_##_name] = { \
1126 .name = #_name, \
1127 .bank = _bank, \
1128 .port = _port, \
1129 .pins = _pins, \
1130 }
1131
1132static const struct tegra_gpio_port tegra194_aon_ports[] = {
1133 TEGRA194_AON_GPIO_PORT(AA, 0, 3, 8),
1134 TEGRA194_AON_GPIO_PORT(BB, 0, 4, 4),
1135 TEGRA194_AON_GPIO_PORT(CC, 0, 1, 8),
1136 TEGRA194_AON_GPIO_PORT(DD, 0, 2, 3),
1137 TEGRA194_AON_GPIO_PORT(EE, 0, 0, 7)
1138};
1139
1140static const struct tegra_gpio_soc tegra194_aon_soc = {
1141 .num_ports = ARRAY_SIZE(tegra194_aon_ports),
1142 .ports = tegra194_aon_ports,
1143 .name = "tegra194-gpio-aon",
1144 .instance = 1,
1145 .num_irqs_per_bank = 8,
1146 .has_gte = true,
1147 .has_vm_support = false,
1148};
1149
1150#define TEGRA234_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
1151 [TEGRA234_MAIN_GPIO_PORT_##_name] = { \
1152 .name = #_name, \
1153 .bank = _bank, \
1154 .port = _port, \
1155 .pins = _pins, \
1156 }
1157
1158static const struct tegra_gpio_port tegra234_main_ports[] = {
1159 TEGRA234_MAIN_GPIO_PORT( A, 0, 0, 8),
1160 TEGRA234_MAIN_GPIO_PORT( B, 0, 3, 1),
1161 TEGRA234_MAIN_GPIO_PORT( C, 5, 1, 8),
1162 TEGRA234_MAIN_GPIO_PORT( D, 5, 2, 4),
1163 TEGRA234_MAIN_GPIO_PORT( E, 5, 3, 8),
1164 TEGRA234_MAIN_GPIO_PORT( F, 5, 4, 6),
1165 TEGRA234_MAIN_GPIO_PORT( G, 4, 0, 8),
1166 TEGRA234_MAIN_GPIO_PORT( H, 4, 1, 8),
1167 TEGRA234_MAIN_GPIO_PORT( I, 4, 2, 7),
1168 TEGRA234_MAIN_GPIO_PORT( J, 5, 0, 6),
1169 TEGRA234_MAIN_GPIO_PORT( K, 3, 0, 8),
1170 TEGRA234_MAIN_GPIO_PORT( L, 3, 1, 4),
1171 TEGRA234_MAIN_GPIO_PORT( M, 2, 0, 8),
1172 TEGRA234_MAIN_GPIO_PORT( N, 2, 1, 8),
1173 TEGRA234_MAIN_GPIO_PORT( P, 2, 2, 8),
1174 TEGRA234_MAIN_GPIO_PORT( Q, 2, 3, 8),
1175 TEGRA234_MAIN_GPIO_PORT( R, 2, 4, 6),
1176 TEGRA234_MAIN_GPIO_PORT( X, 1, 0, 8),
1177 TEGRA234_MAIN_GPIO_PORT( Y, 1, 1, 8),
1178 TEGRA234_MAIN_GPIO_PORT( Z, 1, 2, 8),
1179 TEGRA234_MAIN_GPIO_PORT(AC, 0, 1, 8),
1180 TEGRA234_MAIN_GPIO_PORT(AD, 0, 2, 4),
1181 TEGRA234_MAIN_GPIO_PORT(AE, 3, 3, 2),
1182 TEGRA234_MAIN_GPIO_PORT(AF, 3, 4, 4),
1183 TEGRA234_MAIN_GPIO_PORT(AG, 3, 2, 8),
1184};
1185
1186static const struct tegra_gpio_soc tegra234_main_soc = {
1187 .num_ports = ARRAY_SIZE(tegra234_main_ports),
1188 .ports = tegra234_main_ports,
1189 .name = "tegra234-gpio",
1190 .instance = 0,
1191 .num_irqs_per_bank = 8,
1192 .has_vm_support = true,
1193};
1194
1195#define TEGRA234_AON_GPIO_PORT(_name, _bank, _port, _pins) \
1196 [TEGRA234_AON_GPIO_PORT_##_name] = { \
1197 .name = #_name, \
1198 .bank = _bank, \
1199 .port = _port, \
1200 .pins = _pins, \
1201 }
1202
1203static const struct tegra_gpio_port tegra234_aon_ports[] = {
1204 TEGRA234_AON_GPIO_PORT(AA, 0, 4, 8),
1205 TEGRA234_AON_GPIO_PORT(BB, 0, 5, 4),
1206 TEGRA234_AON_GPIO_PORT(CC, 0, 2, 8),
1207 TEGRA234_AON_GPIO_PORT(DD, 0, 3, 3),
1208 TEGRA234_AON_GPIO_PORT(EE, 0, 0, 8),
1209 TEGRA234_AON_GPIO_PORT(GG, 0, 1, 1),
1210};
1211
1212static const struct tegra_gpio_soc tegra234_aon_soc = {
1213 .num_ports = ARRAY_SIZE(tegra234_aon_ports),
1214 .ports = tegra234_aon_ports,
1215 .name = "tegra234-gpio-aon",
1216 .instance = 1,
1217 .num_irqs_per_bank = 8,
1218 .has_gte = true,
1219 .has_vm_support = false,
1220};
1221
1222#define TEGRA241_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \
1223 [TEGRA241_MAIN_GPIO_PORT_##_name] = { \
1224 .name = #_name, \
1225 .bank = _bank, \
1226 .port = _port, \
1227 .pins = _pins, \
1228 }
1229
1230static const struct tegra_gpio_port tegra241_main_ports[] = {
1231 TEGRA241_MAIN_GPIO_PORT(A, 0, 0, 8),
1232 TEGRA241_MAIN_GPIO_PORT(B, 0, 1, 8),
1233 TEGRA241_MAIN_GPIO_PORT(C, 0, 2, 2),
1234 TEGRA241_MAIN_GPIO_PORT(D, 0, 3, 6),
1235 TEGRA241_MAIN_GPIO_PORT(E, 0, 4, 8),
1236 TEGRA241_MAIN_GPIO_PORT(F, 1, 0, 8),
1237 TEGRA241_MAIN_GPIO_PORT(G, 1, 1, 8),
1238 TEGRA241_MAIN_GPIO_PORT(H, 1, 2, 8),
1239 TEGRA241_MAIN_GPIO_PORT(J, 1, 3, 8),
1240 TEGRA241_MAIN_GPIO_PORT(K, 1, 4, 4),
1241 TEGRA241_MAIN_GPIO_PORT(L, 1, 5, 6),
1242};
1243
1244static const struct tegra_gpio_soc tegra241_main_soc = {
1245 .num_ports = ARRAY_SIZE(tegra241_main_ports),
1246 .ports = tegra241_main_ports,
1247 .name = "tegra241-gpio",
1248 .instance = 0,
1249 .num_irqs_per_bank = 8,
1250 .has_vm_support = false,
1251};
1252
1253#define TEGRA241_AON_GPIO_PORT(_name, _bank, _port, _pins) \
1254 [TEGRA241_AON_GPIO_PORT_##_name] = { \
1255 .name = #_name, \
1256 .bank = _bank, \
1257 .port = _port, \
1258 .pins = _pins, \
1259 }
1260
1261static const struct tegra_gpio_port tegra241_aon_ports[] = {
1262 TEGRA241_AON_GPIO_PORT(AA, 0, 0, 8),
1263 TEGRA241_AON_GPIO_PORT(BB, 0, 0, 4),
1264};
1265
1266static const struct tegra_gpio_soc tegra241_aon_soc = {
1267 .num_ports = ARRAY_SIZE(tegra241_aon_ports),
1268 .ports = tegra241_aon_ports,
1269 .name = "tegra241-gpio-aon",
1270 .instance = 1,
1271 .num_irqs_per_bank = 8,
1272 .has_vm_support = false,
1273};
1274
1275static const struct of_device_id tegra186_gpio_of_match[] = {
1276 {
1277 .compatible = "nvidia,tegra186-gpio",
1278 .data = &tegra186_main_soc
1279 }, {
1280 .compatible = "nvidia,tegra186-gpio-aon",
1281 .data = &tegra186_aon_soc
1282 }, {
1283 .compatible = "nvidia,tegra194-gpio",
1284 .data = &tegra194_main_soc
1285 }, {
1286 .compatible = "nvidia,tegra194-gpio-aon",
1287 .data = &tegra194_aon_soc
1288 }, {
1289 .compatible = "nvidia,tegra234-gpio",
1290 .data = &tegra234_main_soc
1291 }, {
1292 .compatible = "nvidia,tegra234-gpio-aon",
1293 .data = &tegra234_aon_soc
1294 }, {
1295 /* sentinel */
1296 }
1297};
1298MODULE_DEVICE_TABLE(of, tegra186_gpio_of_match);
1299
1300static const struct acpi_device_id tegra186_gpio_acpi_match[] = {
1301 { .id = "NVDA0108", .driver_data = (kernel_ulong_t)&tegra186_main_soc },
1302 { .id = "NVDA0208", .driver_data = (kernel_ulong_t)&tegra186_aon_soc },
1303 { .id = "NVDA0308", .driver_data = (kernel_ulong_t)&tegra194_main_soc },
1304 { .id = "NVDA0408", .driver_data = (kernel_ulong_t)&tegra194_aon_soc },
1305 { .id = "NVDA0508", .driver_data = (kernel_ulong_t)&tegra241_main_soc },
1306 { .id = "NVDA0608", .driver_data = (kernel_ulong_t)&tegra241_aon_soc },
1307 {}
1308};
1309MODULE_DEVICE_TABLE(acpi, tegra186_gpio_acpi_match);
1310
1311static struct platform_driver tegra186_gpio_driver = {
1312 .driver = {
1313 .name = "tegra186-gpio",
1314 .of_match_table = tegra186_gpio_of_match,
1315 .acpi_match_table = tegra186_gpio_acpi_match,
1316 },
1317 .probe = tegra186_gpio_probe,
1318};
1319module_platform_driver(tegra186_gpio_driver);
1320
1321MODULE_DESCRIPTION("NVIDIA Tegra186 GPIO controller driver");
1322MODULE_AUTHOR("Thierry Reding <treding@nvidia.com>");
1323MODULE_LICENSE("GPL v2");