Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * tifm_sd.c - TI FlashMedia driver
4 *
5 * Copyright (C) 2006 Alex Dubov <oakad@yahoo.com>
6 *
7 * Special thanks to Brad Campbell for extensive testing of this driver.
8 */
9
10
11#include <linux/tifm.h>
12#include <linux/mmc/host.h>
13#include <linux/highmem.h>
14#include <linux/scatterlist.h>
15#include <linux/module.h>
16#include <asm/io.h>
17
18#define DRIVER_NAME "tifm_sd"
19#define DRIVER_VERSION "0.8"
20
21static bool no_dma = 0;
22static bool fixed_timeout = 0;
23module_param(no_dma, bool, 0644);
24module_param(fixed_timeout, bool, 0644);
25
26/* Constants here are mostly from OMAP5912 datasheet */
27#define TIFM_MMCSD_RESET 0x0002
28#define TIFM_MMCSD_CLKMASK 0x03ff
29#define TIFM_MMCSD_POWER 0x0800
30#define TIFM_MMCSD_4BBUS 0x8000
31#define TIFM_MMCSD_RXDE 0x8000 /* rx dma enable */
32#define TIFM_MMCSD_TXDE 0x0080 /* tx dma enable */
33#define TIFM_MMCSD_BUFINT 0x0c00 /* set bits: AE, AF */
34#define TIFM_MMCSD_DPE 0x0020 /* data timeout counted in kilocycles */
35#define TIFM_MMCSD_INAB 0x0080 /* abort / initialize command */
36#define TIFM_MMCSD_READ 0x8000
37
38#define TIFM_MMCSD_ERRMASK 0x01e0 /* set bits: CCRC, CTO, DCRC, DTO */
39#define TIFM_MMCSD_EOC 0x0001 /* end of command phase */
40#define TIFM_MMCSD_CD 0x0002 /* card detect */
41#define TIFM_MMCSD_CB 0x0004 /* card enter busy state */
42#define TIFM_MMCSD_BRS 0x0008 /* block received/sent */
43#define TIFM_MMCSD_EOFB 0x0010 /* card exit busy state */
44#define TIFM_MMCSD_DTO 0x0020 /* data time-out */
45#define TIFM_MMCSD_DCRC 0x0040 /* data crc error */
46#define TIFM_MMCSD_CTO 0x0080 /* command time-out */
47#define TIFM_MMCSD_CCRC 0x0100 /* command crc error */
48#define TIFM_MMCSD_AF 0x0400 /* fifo almost full */
49#define TIFM_MMCSD_AE 0x0800 /* fifo almost empty */
50#define TIFM_MMCSD_OCRB 0x1000 /* OCR busy */
51#define TIFM_MMCSD_CIRQ 0x2000 /* card irq (cmd40/sdio) */
52#define TIFM_MMCSD_CERR 0x4000 /* card status error */
53
54#define TIFM_MMCSD_ODTO 0x0040 /* open drain / extended timeout */
55#define TIFM_MMCSD_CARD_RO 0x0200 /* card is read-only */
56
57#define TIFM_MMCSD_FIFO_SIZE 0x0020
58
59#define TIFM_MMCSD_RSP_R0 0x0000
60#define TIFM_MMCSD_RSP_R1 0x0100
61#define TIFM_MMCSD_RSP_R2 0x0200
62#define TIFM_MMCSD_RSP_R3 0x0300
63#define TIFM_MMCSD_RSP_R4 0x0400
64#define TIFM_MMCSD_RSP_R5 0x0500
65#define TIFM_MMCSD_RSP_R6 0x0600
66
67#define TIFM_MMCSD_RSP_BUSY 0x0800
68
69#define TIFM_MMCSD_CMD_BC 0x0000
70#define TIFM_MMCSD_CMD_BCR 0x1000
71#define TIFM_MMCSD_CMD_AC 0x2000
72#define TIFM_MMCSD_CMD_ADTC 0x3000
73
74#define TIFM_MMCSD_MAX_BLOCK_SIZE 0x0800UL
75
76#define TIFM_MMCSD_REQ_TIMEOUT_MS 1000
77
78enum {
79 CMD_READY = 0x0001,
80 FIFO_READY = 0x0002,
81 BRS_READY = 0x0004,
82 SCMD_ACTIVE = 0x0008,
83 SCMD_READY = 0x0010,
84 CARD_BUSY = 0x0020,
85 DATA_CARRY = 0x0040
86};
87
88struct tifm_sd {
89 struct tifm_dev *dev;
90
91 unsigned short eject:1,
92 open_drain:1,
93 no_dma:1;
94 unsigned short cmd_flags;
95
96 unsigned int clk_freq;
97 unsigned int clk_div;
98 unsigned long timeout_jiffies;
99
100 struct tasklet_struct finish_tasklet;
101 struct timer_list timer;
102 struct mmc_request *req;
103
104 int sg_len;
105 int sg_pos;
106 unsigned int block_pos;
107 struct scatterlist bounce_buf;
108 unsigned char bounce_buf_data[TIFM_MMCSD_MAX_BLOCK_SIZE];
109};
110
111/* for some reason, host won't respond correctly to readw/writew */
112static void tifm_sd_read_fifo(struct tifm_sd *host, struct page *pg,
113 unsigned int off, unsigned int cnt)
114{
115 struct tifm_dev *sock = host->dev;
116 unsigned char *buf;
117 unsigned int pos = 0, val;
118
119 buf = kmap_local_page(pg) + off;
120 if (host->cmd_flags & DATA_CARRY) {
121 buf[pos++] = host->bounce_buf_data[0];
122 host->cmd_flags &= ~DATA_CARRY;
123 }
124
125 while (pos < cnt) {
126 val = readl(sock->addr + SOCK_MMCSD_DATA);
127 buf[pos++] = val & 0xff;
128 if (pos == cnt) {
129 host->bounce_buf_data[0] = (val >> 8) & 0xff;
130 host->cmd_flags |= DATA_CARRY;
131 break;
132 }
133 buf[pos++] = (val >> 8) & 0xff;
134 }
135 kunmap_local(buf - off);
136}
137
138static void tifm_sd_write_fifo(struct tifm_sd *host, struct page *pg,
139 unsigned int off, unsigned int cnt)
140{
141 struct tifm_dev *sock = host->dev;
142 unsigned char *buf;
143 unsigned int pos = 0, val;
144
145 buf = kmap_local_page(pg) + off;
146 if (host->cmd_flags & DATA_CARRY) {
147 val = host->bounce_buf_data[0] | ((buf[pos++] << 8) & 0xff00);
148 writel(val, sock->addr + SOCK_MMCSD_DATA);
149 host->cmd_flags &= ~DATA_CARRY;
150 }
151
152 while (pos < cnt) {
153 val = buf[pos++];
154 if (pos == cnt) {
155 host->bounce_buf_data[0] = val & 0xff;
156 host->cmd_flags |= DATA_CARRY;
157 break;
158 }
159 val |= (buf[pos++] << 8) & 0xff00;
160 writel(val, sock->addr + SOCK_MMCSD_DATA);
161 }
162 kunmap_local(buf - off);
163}
164
165static void tifm_sd_transfer_data(struct tifm_sd *host)
166{
167 struct mmc_data *r_data = host->req->cmd->data;
168 struct scatterlist *sg = r_data->sg;
169 unsigned int off, cnt, t_size = TIFM_MMCSD_FIFO_SIZE * 2;
170 unsigned int p_off, p_cnt;
171 struct page *pg;
172
173 if (host->sg_pos == host->sg_len)
174 return;
175 while (t_size) {
176 cnt = sg[host->sg_pos].length - host->block_pos;
177 if (!cnt) {
178 host->block_pos = 0;
179 host->sg_pos++;
180 if (host->sg_pos == host->sg_len) {
181 if ((r_data->flags & MMC_DATA_WRITE)
182 && (host->cmd_flags & DATA_CARRY))
183 writel(host->bounce_buf_data[0],
184 host->dev->addr
185 + SOCK_MMCSD_DATA);
186
187 return;
188 }
189 cnt = sg[host->sg_pos].length;
190 }
191 off = sg[host->sg_pos].offset + host->block_pos;
192
193 pg = nth_page(sg_page(&sg[host->sg_pos]), off >> PAGE_SHIFT);
194 p_off = offset_in_page(off);
195 p_cnt = PAGE_SIZE - p_off;
196 p_cnt = min(p_cnt, cnt);
197 p_cnt = min(p_cnt, t_size);
198
199 if (r_data->flags & MMC_DATA_READ)
200 tifm_sd_read_fifo(host, pg, p_off, p_cnt);
201 else if (r_data->flags & MMC_DATA_WRITE)
202 tifm_sd_write_fifo(host, pg, p_off, p_cnt);
203
204 t_size -= p_cnt;
205 host->block_pos += p_cnt;
206 }
207}
208
209static void tifm_sd_copy_page(struct page *dst, unsigned int dst_off,
210 struct page *src, unsigned int src_off,
211 unsigned int count)
212{
213 unsigned char *src_buf = kmap_local_page(src) + src_off;
214 unsigned char *dst_buf = kmap_local_page(dst) + dst_off;
215
216 memcpy(dst_buf, src_buf, count);
217
218 kunmap_local(dst_buf - dst_off);
219 kunmap_local(src_buf - src_off);
220}
221
222static void tifm_sd_bounce_block(struct tifm_sd *host, struct mmc_data *r_data)
223{
224 struct scatterlist *sg = r_data->sg;
225 unsigned int t_size = r_data->blksz;
226 unsigned int off, cnt;
227 unsigned int p_off, p_cnt;
228 struct page *pg;
229
230 dev_dbg(&host->dev->dev, "bouncing block\n");
231 while (t_size) {
232 cnt = sg[host->sg_pos].length - host->block_pos;
233 if (!cnt) {
234 host->block_pos = 0;
235 host->sg_pos++;
236 if (host->sg_pos == host->sg_len)
237 return;
238 cnt = sg[host->sg_pos].length;
239 }
240 off = sg[host->sg_pos].offset + host->block_pos;
241
242 pg = nth_page(sg_page(&sg[host->sg_pos]), off >> PAGE_SHIFT);
243 p_off = offset_in_page(off);
244 p_cnt = PAGE_SIZE - p_off;
245 p_cnt = min(p_cnt, cnt);
246 p_cnt = min(p_cnt, t_size);
247
248 if (r_data->flags & MMC_DATA_WRITE)
249 tifm_sd_copy_page(sg_page(&host->bounce_buf),
250 r_data->blksz - t_size,
251 pg, p_off, p_cnt);
252 else if (r_data->flags & MMC_DATA_READ)
253 tifm_sd_copy_page(pg, p_off, sg_page(&host->bounce_buf),
254 r_data->blksz - t_size, p_cnt);
255
256 t_size -= p_cnt;
257 host->block_pos += p_cnt;
258 }
259}
260
261static int tifm_sd_set_dma_data(struct tifm_sd *host, struct mmc_data *r_data)
262{
263 struct tifm_dev *sock = host->dev;
264 unsigned int t_size = TIFM_DMA_TSIZE * r_data->blksz;
265 unsigned int dma_len, dma_blk_cnt, dma_off;
266 struct scatterlist *sg = NULL;
267
268 if (host->sg_pos == host->sg_len)
269 return 1;
270
271 if (host->cmd_flags & DATA_CARRY) {
272 host->cmd_flags &= ~DATA_CARRY;
273 tifm_sd_bounce_block(host, r_data);
274 if (host->sg_pos == host->sg_len)
275 return 1;
276 }
277
278 dma_len = sg_dma_len(&r_data->sg[host->sg_pos]) - host->block_pos;
279 if (!dma_len) {
280 host->block_pos = 0;
281 host->sg_pos++;
282 if (host->sg_pos == host->sg_len)
283 return 1;
284 dma_len = sg_dma_len(&r_data->sg[host->sg_pos]);
285 }
286
287 if (dma_len < t_size) {
288 dma_blk_cnt = dma_len / r_data->blksz;
289 dma_off = host->block_pos;
290 host->block_pos += dma_blk_cnt * r_data->blksz;
291 } else {
292 dma_blk_cnt = TIFM_DMA_TSIZE;
293 dma_off = host->block_pos;
294 host->block_pos += t_size;
295 }
296
297 if (dma_blk_cnt)
298 sg = &r_data->sg[host->sg_pos];
299 else if (dma_len) {
300 if (r_data->flags & MMC_DATA_WRITE)
301 tifm_sd_bounce_block(host, r_data);
302 else
303 host->cmd_flags |= DATA_CARRY;
304
305 sg = &host->bounce_buf;
306 dma_off = 0;
307 dma_blk_cnt = 1;
308 } else
309 return 1;
310
311 dev_dbg(&sock->dev, "setting dma for %d blocks\n", dma_blk_cnt);
312 writel(sg_dma_address(sg) + dma_off, sock->addr + SOCK_DMA_ADDRESS);
313 if (r_data->flags & MMC_DATA_WRITE)
314 writel((dma_blk_cnt << 8) | TIFM_DMA_TX | TIFM_DMA_EN,
315 sock->addr + SOCK_DMA_CONTROL);
316 else
317 writel((dma_blk_cnt << 8) | TIFM_DMA_EN,
318 sock->addr + SOCK_DMA_CONTROL);
319
320 return 0;
321}
322
323static unsigned int tifm_sd_op_flags(struct mmc_command *cmd)
324{
325 unsigned int rc = 0;
326
327 switch (mmc_resp_type(cmd)) {
328 case MMC_RSP_NONE:
329 rc |= TIFM_MMCSD_RSP_R0;
330 break;
331 case MMC_RSP_R1B:
332 rc |= TIFM_MMCSD_RSP_BUSY;
333 fallthrough;
334 case MMC_RSP_R1:
335 rc |= TIFM_MMCSD_RSP_R1;
336 break;
337 case MMC_RSP_R2:
338 rc |= TIFM_MMCSD_RSP_R2;
339 break;
340 case MMC_RSP_R3:
341 rc |= TIFM_MMCSD_RSP_R3;
342 break;
343 default:
344 BUG();
345 }
346
347 switch (mmc_cmd_type(cmd)) {
348 case MMC_CMD_BC:
349 rc |= TIFM_MMCSD_CMD_BC;
350 break;
351 case MMC_CMD_BCR:
352 rc |= TIFM_MMCSD_CMD_BCR;
353 break;
354 case MMC_CMD_AC:
355 rc |= TIFM_MMCSD_CMD_AC;
356 break;
357 case MMC_CMD_ADTC:
358 rc |= TIFM_MMCSD_CMD_ADTC;
359 break;
360 default:
361 BUG();
362 }
363 return rc;
364}
365
366static void tifm_sd_exec(struct tifm_sd *host, struct mmc_command *cmd)
367{
368 struct tifm_dev *sock = host->dev;
369 unsigned int cmd_mask = tifm_sd_op_flags(cmd);
370
371 if (host->open_drain)
372 cmd_mask |= TIFM_MMCSD_ODTO;
373
374 if (cmd->data && (cmd->data->flags & MMC_DATA_READ))
375 cmd_mask |= TIFM_MMCSD_READ;
376
377 dev_dbg(&sock->dev, "executing opcode 0x%x, arg: 0x%x, mask: 0x%x\n",
378 cmd->opcode, cmd->arg, cmd_mask);
379
380 writel((cmd->arg >> 16) & 0xffff, sock->addr + SOCK_MMCSD_ARG_HIGH);
381 writel(cmd->arg & 0xffff, sock->addr + SOCK_MMCSD_ARG_LOW);
382 writel(cmd->opcode | cmd_mask, sock->addr + SOCK_MMCSD_COMMAND);
383}
384
385static void tifm_sd_fetch_resp(struct mmc_command *cmd, struct tifm_dev *sock)
386{
387 cmd->resp[0] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x1c) << 16)
388 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x18);
389 cmd->resp[1] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x14) << 16)
390 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x10);
391 cmd->resp[2] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x0c) << 16)
392 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x08);
393 cmd->resp[3] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x04) << 16)
394 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x00);
395}
396
397static void tifm_sd_check_status(struct tifm_sd *host)
398{
399 struct tifm_dev *sock = host->dev;
400 struct mmc_command *cmd = host->req->cmd;
401
402 if (cmd->error)
403 goto finish_request;
404
405 if (!(host->cmd_flags & CMD_READY))
406 return;
407
408 if (cmd->data) {
409 if (cmd->data->error) {
410 if ((host->cmd_flags & SCMD_ACTIVE)
411 && !(host->cmd_flags & SCMD_READY))
412 return;
413
414 goto finish_request;
415 }
416
417 if (!(host->cmd_flags & BRS_READY))
418 return;
419
420 if (!(host->no_dma || (host->cmd_flags & FIFO_READY)))
421 return;
422
423 if (cmd->data->flags & MMC_DATA_WRITE) {
424 if (host->req->stop) {
425 if (!(host->cmd_flags & SCMD_ACTIVE)) {
426 host->cmd_flags |= SCMD_ACTIVE;
427 writel(TIFM_MMCSD_EOFB
428 | readl(sock->addr
429 + SOCK_MMCSD_INT_ENABLE),
430 sock->addr
431 + SOCK_MMCSD_INT_ENABLE);
432 tifm_sd_exec(host, host->req->stop);
433 return;
434 } else {
435 if (!(host->cmd_flags & SCMD_READY)
436 || (host->cmd_flags & CARD_BUSY))
437 return;
438 writel((~TIFM_MMCSD_EOFB)
439 & readl(sock->addr
440 + SOCK_MMCSD_INT_ENABLE),
441 sock->addr
442 + SOCK_MMCSD_INT_ENABLE);
443 }
444 } else {
445 if (host->cmd_flags & CARD_BUSY)
446 return;
447 writel((~TIFM_MMCSD_EOFB)
448 & readl(sock->addr
449 + SOCK_MMCSD_INT_ENABLE),
450 sock->addr + SOCK_MMCSD_INT_ENABLE);
451 }
452 } else {
453 if (host->req->stop) {
454 if (!(host->cmd_flags & SCMD_ACTIVE)) {
455 host->cmd_flags |= SCMD_ACTIVE;
456 tifm_sd_exec(host, host->req->stop);
457 return;
458 } else {
459 if (!(host->cmd_flags & SCMD_READY))
460 return;
461 }
462 }
463 }
464 }
465finish_request:
466 tasklet_schedule(&host->finish_tasklet);
467}
468
469/* Called from interrupt handler */
470static void tifm_sd_data_event(struct tifm_dev *sock)
471{
472 struct tifm_sd *host;
473 unsigned int fifo_status = 0;
474 struct mmc_data *r_data = NULL;
475
476 spin_lock(&sock->lock);
477 host = mmc_priv((struct mmc_host*)tifm_get_drvdata(sock));
478 fifo_status = readl(sock->addr + SOCK_DMA_FIFO_STATUS);
479 dev_dbg(&sock->dev, "data event: fifo_status %x, flags %x\n",
480 fifo_status, host->cmd_flags);
481
482 if (host->req) {
483 r_data = host->req->cmd->data;
484
485 if (r_data && (fifo_status & TIFM_FIFO_READY)) {
486 if (tifm_sd_set_dma_data(host, r_data)) {
487 host->cmd_flags |= FIFO_READY;
488 tifm_sd_check_status(host);
489 }
490 }
491 }
492
493 writel(fifo_status, sock->addr + SOCK_DMA_FIFO_STATUS);
494 spin_unlock(&sock->lock);
495}
496
497/* Called from interrupt handler */
498static void tifm_sd_card_event(struct tifm_dev *sock)
499{
500 struct tifm_sd *host;
501 unsigned int host_status = 0;
502 int cmd_error = 0;
503 struct mmc_command *cmd = NULL;
504
505 spin_lock(&sock->lock);
506 host = mmc_priv((struct mmc_host*)tifm_get_drvdata(sock));
507 host_status = readl(sock->addr + SOCK_MMCSD_STATUS);
508 dev_dbg(&sock->dev, "host event: host_status %x, flags %x\n",
509 host_status, host->cmd_flags);
510
511 if (host->req) {
512 cmd = host->req->cmd;
513
514 if (host_status & TIFM_MMCSD_ERRMASK) {
515 writel(host_status & TIFM_MMCSD_ERRMASK,
516 sock->addr + SOCK_MMCSD_STATUS);
517 if (host_status & TIFM_MMCSD_CTO)
518 cmd_error = -ETIMEDOUT;
519 else if (host_status & TIFM_MMCSD_CCRC)
520 cmd_error = -EILSEQ;
521
522 if (cmd->data) {
523 if (host_status & TIFM_MMCSD_DTO)
524 cmd->data->error = -ETIMEDOUT;
525 else if (host_status & TIFM_MMCSD_DCRC)
526 cmd->data->error = -EILSEQ;
527 }
528
529 writel(TIFM_FIFO_INT_SETALL,
530 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
531 writel(TIFM_DMA_RESET, sock->addr + SOCK_DMA_CONTROL);
532
533 if (host->req->stop) {
534 if (host->cmd_flags & SCMD_ACTIVE) {
535 host->req->stop->error = cmd_error;
536 host->cmd_flags |= SCMD_READY;
537 } else {
538 cmd->error = cmd_error;
539 host->cmd_flags |= SCMD_ACTIVE;
540 tifm_sd_exec(host, host->req->stop);
541 goto done;
542 }
543 } else
544 cmd->error = cmd_error;
545 } else {
546 if (host_status & (TIFM_MMCSD_EOC | TIFM_MMCSD_CERR)) {
547 if (!(host->cmd_flags & CMD_READY)) {
548 host->cmd_flags |= CMD_READY;
549 tifm_sd_fetch_resp(cmd, sock);
550 } else if (host->cmd_flags & SCMD_ACTIVE) {
551 host->cmd_flags |= SCMD_READY;
552 tifm_sd_fetch_resp(host->req->stop,
553 sock);
554 }
555 }
556 if (host_status & TIFM_MMCSD_BRS)
557 host->cmd_flags |= BRS_READY;
558 }
559
560 if (host->no_dma && cmd->data) {
561 if (host_status & TIFM_MMCSD_AE)
562 writel(host_status & TIFM_MMCSD_AE,
563 sock->addr + SOCK_MMCSD_STATUS);
564
565 if (host_status & (TIFM_MMCSD_AE | TIFM_MMCSD_AF
566 | TIFM_MMCSD_BRS)) {
567 tifm_sd_transfer_data(host);
568 host_status &= ~TIFM_MMCSD_AE;
569 }
570 }
571
572 if (host_status & TIFM_MMCSD_EOFB)
573 host->cmd_flags &= ~CARD_BUSY;
574 else if (host_status & TIFM_MMCSD_CB)
575 host->cmd_flags |= CARD_BUSY;
576
577 tifm_sd_check_status(host);
578 }
579done:
580 writel(host_status, sock->addr + SOCK_MMCSD_STATUS);
581 spin_unlock(&sock->lock);
582}
583
584static void tifm_sd_set_data_timeout(struct tifm_sd *host,
585 struct mmc_data *data)
586{
587 struct tifm_dev *sock = host->dev;
588 unsigned int data_timeout = data->timeout_clks;
589
590 if (fixed_timeout)
591 return;
592
593 data_timeout += data->timeout_ns /
594 ((1000000000UL / host->clk_freq) * host->clk_div);
595
596 if (data_timeout < 0xffff) {
597 writel(data_timeout, sock->addr + SOCK_MMCSD_DATA_TO);
598 writel((~TIFM_MMCSD_DPE)
599 & readl(sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG),
600 sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG);
601 } else {
602 data_timeout = (data_timeout >> 10) + 1;
603 if (data_timeout > 0xffff)
604 data_timeout = 0; /* set to unlimited */
605 writel(data_timeout, sock->addr + SOCK_MMCSD_DATA_TO);
606 writel(TIFM_MMCSD_DPE
607 | readl(sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG),
608 sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG);
609 }
610}
611
612static void tifm_sd_request(struct mmc_host *mmc, struct mmc_request *mrq)
613{
614 struct tifm_sd *host = mmc_priv(mmc);
615 struct tifm_dev *sock = host->dev;
616 unsigned long flags;
617 struct mmc_data *r_data = mrq->cmd->data;
618
619 spin_lock_irqsave(&sock->lock, flags);
620 if (host->eject) {
621 mrq->cmd->error = -ENOMEDIUM;
622 goto err_out;
623 }
624
625 if (host->req) {
626 pr_err("%s : unfinished request detected\n",
627 dev_name(&sock->dev));
628 mrq->cmd->error = -ETIMEDOUT;
629 goto err_out;
630 }
631
632 host->cmd_flags = 0;
633 host->block_pos = 0;
634 host->sg_pos = 0;
635
636 if (mrq->data && !is_power_of_2(mrq->data->blksz))
637 host->no_dma = 1;
638 else
639 host->no_dma = no_dma ? 1 : 0;
640
641 if (r_data) {
642 tifm_sd_set_data_timeout(host, r_data);
643
644 if ((r_data->flags & MMC_DATA_WRITE) && !mrq->stop)
645 writel(TIFM_MMCSD_EOFB
646 | readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
647 sock->addr + SOCK_MMCSD_INT_ENABLE);
648
649 if (host->no_dma) {
650 writel(TIFM_MMCSD_BUFINT
651 | readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
652 sock->addr + SOCK_MMCSD_INT_ENABLE);
653 writel(((TIFM_MMCSD_FIFO_SIZE - 1) << 8)
654 | (TIFM_MMCSD_FIFO_SIZE - 1),
655 sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
656
657 host->sg_len = r_data->sg_len;
658 } else {
659 sg_init_one(&host->bounce_buf, host->bounce_buf_data,
660 r_data->blksz);
661
662 if(1 != tifm_map_sg(sock, &host->bounce_buf, 1,
663 r_data->flags & MMC_DATA_WRITE
664 ? DMA_TO_DEVICE
665 : DMA_FROM_DEVICE)) {
666 pr_err("%s : scatterlist map failed\n",
667 dev_name(&sock->dev));
668 mrq->cmd->error = -ENOMEM;
669 goto err_out;
670 }
671 host->sg_len = tifm_map_sg(sock, r_data->sg,
672 r_data->sg_len,
673 r_data->flags
674 & MMC_DATA_WRITE
675 ? DMA_TO_DEVICE
676 : DMA_FROM_DEVICE);
677 if (host->sg_len < 1) {
678 pr_err("%s : scatterlist map failed\n",
679 dev_name(&sock->dev));
680 tifm_unmap_sg(sock, &host->bounce_buf, 1,
681 r_data->flags & MMC_DATA_WRITE
682 ? DMA_TO_DEVICE
683 : DMA_FROM_DEVICE);
684 mrq->cmd->error = -ENOMEM;
685 goto err_out;
686 }
687
688 writel(TIFM_FIFO_INT_SETALL,
689 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
690 writel(ilog2(r_data->blksz) - 2,
691 sock->addr + SOCK_FIFO_PAGE_SIZE);
692 writel(TIFM_FIFO_ENABLE,
693 sock->addr + SOCK_FIFO_CONTROL);
694 writel(TIFM_FIFO_INTMASK,
695 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_SET);
696
697 if (r_data->flags & MMC_DATA_WRITE)
698 writel(TIFM_MMCSD_TXDE,
699 sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
700 else
701 writel(TIFM_MMCSD_RXDE,
702 sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
703
704 tifm_sd_set_dma_data(host, r_data);
705 }
706
707 writel(r_data->blocks - 1,
708 sock->addr + SOCK_MMCSD_NUM_BLOCKS);
709 writel(r_data->blksz - 1,
710 sock->addr + SOCK_MMCSD_BLOCK_LEN);
711 }
712
713 host->req = mrq;
714 mod_timer(&host->timer, jiffies + host->timeout_jiffies);
715 writel(TIFM_CTRL_LED | readl(sock->addr + SOCK_CONTROL),
716 sock->addr + SOCK_CONTROL);
717 tifm_sd_exec(host, mrq->cmd);
718 spin_unlock_irqrestore(&sock->lock, flags);
719 return;
720
721err_out:
722 spin_unlock_irqrestore(&sock->lock, flags);
723 mmc_request_done(mmc, mrq);
724}
725
726static void tifm_sd_end_cmd(struct tasklet_struct *t)
727{
728 struct tifm_sd *host = from_tasklet(host, t, finish_tasklet);
729 struct tifm_dev *sock = host->dev;
730 struct mmc_host *mmc = tifm_get_drvdata(sock);
731 struct mmc_request *mrq;
732 struct mmc_data *r_data = NULL;
733 unsigned long flags;
734
735 spin_lock_irqsave(&sock->lock, flags);
736
737 del_timer(&host->timer);
738 mrq = host->req;
739 host->req = NULL;
740
741 if (!mrq) {
742 pr_err(" %s : no request to complete?\n",
743 dev_name(&sock->dev));
744 spin_unlock_irqrestore(&sock->lock, flags);
745 return;
746 }
747
748 r_data = mrq->cmd->data;
749 if (r_data) {
750 if (host->no_dma) {
751 writel((~TIFM_MMCSD_BUFINT)
752 & readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
753 sock->addr + SOCK_MMCSD_INT_ENABLE);
754 } else {
755 tifm_unmap_sg(sock, &host->bounce_buf, 1,
756 (r_data->flags & MMC_DATA_WRITE)
757 ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
758 tifm_unmap_sg(sock, r_data->sg, r_data->sg_len,
759 (r_data->flags & MMC_DATA_WRITE)
760 ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
761 }
762
763 r_data->bytes_xfered = r_data->blocks
764 - readl(sock->addr + SOCK_MMCSD_NUM_BLOCKS) - 1;
765 r_data->bytes_xfered *= r_data->blksz;
766 r_data->bytes_xfered += r_data->blksz
767 - readl(sock->addr + SOCK_MMCSD_BLOCK_LEN) + 1;
768 }
769
770 writel((~TIFM_CTRL_LED) & readl(sock->addr + SOCK_CONTROL),
771 sock->addr + SOCK_CONTROL);
772
773 spin_unlock_irqrestore(&sock->lock, flags);
774 mmc_request_done(mmc, mrq);
775}
776
777static void tifm_sd_abort(struct timer_list *t)
778{
779 struct tifm_sd *host = from_timer(host, t, timer);
780
781 pr_err("%s : card failed to respond for a long period of time "
782 "(%x, %x)\n",
783 dev_name(&host->dev->dev), host->req->cmd->opcode, host->cmd_flags);
784
785 tifm_eject(host->dev);
786}
787
788static void tifm_sd_ios(struct mmc_host *mmc, struct mmc_ios *ios)
789{
790 struct tifm_sd *host = mmc_priv(mmc);
791 struct tifm_dev *sock = host->dev;
792 unsigned int clk_div1, clk_div2;
793 unsigned long flags;
794
795 spin_lock_irqsave(&sock->lock, flags);
796
797 dev_dbg(&sock->dev, "ios: clock = %u, vdd = %x, bus_mode = %x, "
798 "chip_select = %x, power_mode = %x, bus_width = %x\n",
799 ios->clock, ios->vdd, ios->bus_mode, ios->chip_select,
800 ios->power_mode, ios->bus_width);
801
802 if (ios->bus_width == MMC_BUS_WIDTH_4) {
803 writel(TIFM_MMCSD_4BBUS | readl(sock->addr + SOCK_MMCSD_CONFIG),
804 sock->addr + SOCK_MMCSD_CONFIG);
805 } else {
806 writel((~TIFM_MMCSD_4BBUS)
807 & readl(sock->addr + SOCK_MMCSD_CONFIG),
808 sock->addr + SOCK_MMCSD_CONFIG);
809 }
810
811 if (ios->clock) {
812 clk_div1 = 20000000 / ios->clock;
813 if (!clk_div1)
814 clk_div1 = 1;
815
816 clk_div2 = 24000000 / ios->clock;
817 if (!clk_div2)
818 clk_div2 = 1;
819
820 if ((20000000 / clk_div1) > ios->clock)
821 clk_div1++;
822 if ((24000000 / clk_div2) > ios->clock)
823 clk_div2++;
824 if ((20000000 / clk_div1) > (24000000 / clk_div2)) {
825 host->clk_freq = 20000000;
826 host->clk_div = clk_div1;
827 writel((~TIFM_CTRL_FAST_CLK)
828 & readl(sock->addr + SOCK_CONTROL),
829 sock->addr + SOCK_CONTROL);
830 } else {
831 host->clk_freq = 24000000;
832 host->clk_div = clk_div2;
833 writel(TIFM_CTRL_FAST_CLK
834 | readl(sock->addr + SOCK_CONTROL),
835 sock->addr + SOCK_CONTROL);
836 }
837 } else {
838 host->clk_div = 0;
839 }
840 host->clk_div &= TIFM_MMCSD_CLKMASK;
841 writel(host->clk_div
842 | ((~TIFM_MMCSD_CLKMASK)
843 & readl(sock->addr + SOCK_MMCSD_CONFIG)),
844 sock->addr + SOCK_MMCSD_CONFIG);
845
846 host->open_drain = (ios->bus_mode == MMC_BUSMODE_OPENDRAIN);
847
848 /* chip_select : maybe later */
849 //vdd
850 //power is set before probe / after remove
851
852 spin_unlock_irqrestore(&sock->lock, flags);
853}
854
855static int tifm_sd_ro(struct mmc_host *mmc)
856{
857 int rc = 0;
858 struct tifm_sd *host = mmc_priv(mmc);
859 struct tifm_dev *sock = host->dev;
860 unsigned long flags;
861
862 spin_lock_irqsave(&sock->lock, flags);
863 if (TIFM_MMCSD_CARD_RO & readl(sock->addr + SOCK_PRESENT_STATE))
864 rc = 1;
865 spin_unlock_irqrestore(&sock->lock, flags);
866 return rc;
867}
868
869static const struct mmc_host_ops tifm_sd_ops = {
870 .request = tifm_sd_request,
871 .set_ios = tifm_sd_ios,
872 .get_ro = tifm_sd_ro
873};
874
875static int tifm_sd_initialize_host(struct tifm_sd *host)
876{
877 int rc;
878 unsigned int host_status = 0;
879 struct tifm_dev *sock = host->dev;
880
881 writel(0, sock->addr + SOCK_MMCSD_INT_ENABLE);
882 host->clk_div = 61;
883 host->clk_freq = 20000000;
884 writel(TIFM_MMCSD_RESET, sock->addr + SOCK_MMCSD_SYSTEM_CONTROL);
885 writel(host->clk_div | TIFM_MMCSD_POWER,
886 sock->addr + SOCK_MMCSD_CONFIG);
887
888 /* wait up to 0.51 sec for reset */
889 for (rc = 32; rc <= 256; rc <<= 1) {
890 if (1 & readl(sock->addr + SOCK_MMCSD_SYSTEM_STATUS)) {
891 rc = 0;
892 break;
893 }
894 msleep(rc);
895 }
896
897 if (rc) {
898 pr_err("%s : controller failed to reset\n",
899 dev_name(&sock->dev));
900 return -ENODEV;
901 }
902
903 writel(0, sock->addr + SOCK_MMCSD_NUM_BLOCKS);
904 writel(host->clk_div | TIFM_MMCSD_POWER,
905 sock->addr + SOCK_MMCSD_CONFIG);
906 writel(TIFM_MMCSD_RXDE, sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
907
908 // command timeout fixed to 64 clocks for now
909 writel(64, sock->addr + SOCK_MMCSD_COMMAND_TO);
910 writel(TIFM_MMCSD_INAB, sock->addr + SOCK_MMCSD_COMMAND);
911
912 for (rc = 16; rc <= 64; rc <<= 1) {
913 host_status = readl(sock->addr + SOCK_MMCSD_STATUS);
914 writel(host_status, sock->addr + SOCK_MMCSD_STATUS);
915 if (!(host_status & TIFM_MMCSD_ERRMASK)
916 && (host_status & TIFM_MMCSD_EOC)) {
917 rc = 0;
918 break;
919 }
920 msleep(rc);
921 }
922
923 if (rc) {
924 pr_err("%s : card not ready - probe failed on initialization\n",
925 dev_name(&sock->dev));
926 return -ENODEV;
927 }
928
929 writel(TIFM_MMCSD_CERR | TIFM_MMCSD_BRS | TIFM_MMCSD_EOC
930 | TIFM_MMCSD_ERRMASK,
931 sock->addr + SOCK_MMCSD_INT_ENABLE);
932
933 return 0;
934}
935
936static int tifm_sd_probe(struct tifm_dev *sock)
937{
938 struct mmc_host *mmc;
939 struct tifm_sd *host;
940 int rc = -EIO;
941
942 if (!(TIFM_SOCK_STATE_OCCUPIED
943 & readl(sock->addr + SOCK_PRESENT_STATE))) {
944 pr_warn("%s : card gone, unexpectedly\n",
945 dev_name(&sock->dev));
946 return rc;
947 }
948
949 mmc = mmc_alloc_host(sizeof(struct tifm_sd), &sock->dev);
950 if (!mmc)
951 return -ENOMEM;
952
953 host = mmc_priv(mmc);
954 tifm_set_drvdata(sock, mmc);
955 host->dev = sock;
956 host->timeout_jiffies = msecs_to_jiffies(TIFM_MMCSD_REQ_TIMEOUT_MS);
957 /*
958 * We use a fixed request timeout of 1s, hence inform the core about it.
959 * A future improvement should instead respect the cmd->busy_timeout.
960 */
961 mmc->max_busy_timeout = TIFM_MMCSD_REQ_TIMEOUT_MS;
962
963 tasklet_setup(&host->finish_tasklet, tifm_sd_end_cmd);
964 timer_setup(&host->timer, tifm_sd_abort, 0);
965
966 mmc->ops = &tifm_sd_ops;
967 mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34;
968 mmc->caps = MMC_CAP_4_BIT_DATA;
969 mmc->f_min = 20000000 / 60;
970 mmc->f_max = 24000000;
971
972 mmc->max_blk_count = 2048;
973 mmc->max_segs = mmc->max_blk_count;
974 mmc->max_blk_size = min(TIFM_MMCSD_MAX_BLOCK_SIZE, PAGE_SIZE);
975 mmc->max_seg_size = mmc->max_blk_count * mmc->max_blk_size;
976 mmc->max_req_size = mmc->max_seg_size;
977
978 sock->card_event = tifm_sd_card_event;
979 sock->data_event = tifm_sd_data_event;
980 rc = tifm_sd_initialize_host(host);
981
982 if (!rc)
983 rc = mmc_add_host(mmc);
984 if (!rc)
985 return 0;
986
987 mmc_free_host(mmc);
988 return rc;
989}
990
991static void tifm_sd_remove(struct tifm_dev *sock)
992{
993 struct mmc_host *mmc = tifm_get_drvdata(sock);
994 struct tifm_sd *host = mmc_priv(mmc);
995 unsigned long flags;
996
997 spin_lock_irqsave(&sock->lock, flags);
998 host->eject = 1;
999 writel(0, sock->addr + SOCK_MMCSD_INT_ENABLE);
1000 spin_unlock_irqrestore(&sock->lock, flags);
1001
1002 tasklet_kill(&host->finish_tasklet);
1003
1004 spin_lock_irqsave(&sock->lock, flags);
1005 if (host->req) {
1006 writel(TIFM_FIFO_INT_SETALL,
1007 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
1008 writel(0, sock->addr + SOCK_DMA_FIFO_INT_ENABLE_SET);
1009 host->req->cmd->error = -ENOMEDIUM;
1010 if (host->req->stop)
1011 host->req->stop->error = -ENOMEDIUM;
1012 tasklet_schedule(&host->finish_tasklet);
1013 }
1014 spin_unlock_irqrestore(&sock->lock, flags);
1015 mmc_remove_host(mmc);
1016 dev_dbg(&sock->dev, "after remove\n");
1017
1018 mmc_free_host(mmc);
1019}
1020
1021#ifdef CONFIG_PM
1022
1023static int tifm_sd_suspend(struct tifm_dev *sock, pm_message_t state)
1024{
1025 return 0;
1026}
1027
1028static int tifm_sd_resume(struct tifm_dev *sock)
1029{
1030 struct mmc_host *mmc = tifm_get_drvdata(sock);
1031 struct tifm_sd *host = mmc_priv(mmc);
1032 int rc;
1033
1034 rc = tifm_sd_initialize_host(host);
1035 dev_dbg(&sock->dev, "resume initialize %d\n", rc);
1036
1037 if (rc)
1038 host->eject = 1;
1039
1040 return rc;
1041}
1042
1043#else
1044
1045#define tifm_sd_suspend NULL
1046#define tifm_sd_resume NULL
1047
1048#endif /* CONFIG_PM */
1049
1050static struct tifm_device_id tifm_sd_id_tbl[] = {
1051 { TIFM_TYPE_SD }, { }
1052};
1053
1054static struct tifm_driver tifm_sd_driver = {
1055 .driver = {
1056 .name = DRIVER_NAME,
1057 .owner = THIS_MODULE
1058 },
1059 .id_table = tifm_sd_id_tbl,
1060 .probe = tifm_sd_probe,
1061 .remove = tifm_sd_remove,
1062 .suspend = tifm_sd_suspend,
1063 .resume = tifm_sd_resume
1064};
1065
1066static int __init tifm_sd_init(void)
1067{
1068 return tifm_register_driver(&tifm_sd_driver);
1069}
1070
1071static void __exit tifm_sd_exit(void)
1072{
1073 tifm_unregister_driver(&tifm_sd_driver);
1074}
1075
1076MODULE_AUTHOR("Alex Dubov");
1077MODULE_DESCRIPTION("TI FlashMedia SD driver");
1078MODULE_LICENSE("GPL");
1079MODULE_DEVICE_TABLE(tifm, tifm_sd_id_tbl);
1080MODULE_VERSION(DRIVER_VERSION);
1081
1082module_init(tifm_sd_init);
1083module_exit(tifm_sd_exit);
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * tifm_sd.c - TI FlashMedia driver
4 *
5 * Copyright (C) 2006 Alex Dubov <oakad@yahoo.com>
6 *
7 * Special thanks to Brad Campbell for extensive testing of this driver.
8 */
9
10
11#include <linux/tifm.h>
12#include <linux/mmc/host.h>
13#include <linux/highmem.h>
14#include <linux/scatterlist.h>
15#include <linux/module.h>
16#include <asm/io.h>
17
18#define DRIVER_NAME "tifm_sd"
19#define DRIVER_VERSION "0.8"
20
21static bool no_dma = 0;
22static bool fixed_timeout = 0;
23module_param(no_dma, bool, 0644);
24module_param(fixed_timeout, bool, 0644);
25
26/* Constants here are mostly from OMAP5912 datasheet */
27#define TIFM_MMCSD_RESET 0x0002
28#define TIFM_MMCSD_CLKMASK 0x03ff
29#define TIFM_MMCSD_POWER 0x0800
30#define TIFM_MMCSD_4BBUS 0x8000
31#define TIFM_MMCSD_RXDE 0x8000 /* rx dma enable */
32#define TIFM_MMCSD_TXDE 0x0080 /* tx dma enable */
33#define TIFM_MMCSD_BUFINT 0x0c00 /* set bits: AE, AF */
34#define TIFM_MMCSD_DPE 0x0020 /* data timeout counted in kilocycles */
35#define TIFM_MMCSD_INAB 0x0080 /* abort / initialize command */
36#define TIFM_MMCSD_READ 0x8000
37
38#define TIFM_MMCSD_ERRMASK 0x01e0 /* set bits: CCRC, CTO, DCRC, DTO */
39#define TIFM_MMCSD_EOC 0x0001 /* end of command phase */
40#define TIFM_MMCSD_CD 0x0002 /* card detect */
41#define TIFM_MMCSD_CB 0x0004 /* card enter busy state */
42#define TIFM_MMCSD_BRS 0x0008 /* block received/sent */
43#define TIFM_MMCSD_EOFB 0x0010 /* card exit busy state */
44#define TIFM_MMCSD_DTO 0x0020 /* data time-out */
45#define TIFM_MMCSD_DCRC 0x0040 /* data crc error */
46#define TIFM_MMCSD_CTO 0x0080 /* command time-out */
47#define TIFM_MMCSD_CCRC 0x0100 /* command crc error */
48#define TIFM_MMCSD_AF 0x0400 /* fifo almost full */
49#define TIFM_MMCSD_AE 0x0800 /* fifo almost empty */
50#define TIFM_MMCSD_OCRB 0x1000 /* OCR busy */
51#define TIFM_MMCSD_CIRQ 0x2000 /* card irq (cmd40/sdio) */
52#define TIFM_MMCSD_CERR 0x4000 /* card status error */
53
54#define TIFM_MMCSD_ODTO 0x0040 /* open drain / extended timeout */
55#define TIFM_MMCSD_CARD_RO 0x0200 /* card is read-only */
56
57#define TIFM_MMCSD_FIFO_SIZE 0x0020
58
59#define TIFM_MMCSD_RSP_R0 0x0000
60#define TIFM_MMCSD_RSP_R1 0x0100
61#define TIFM_MMCSD_RSP_R2 0x0200
62#define TIFM_MMCSD_RSP_R3 0x0300
63#define TIFM_MMCSD_RSP_R4 0x0400
64#define TIFM_MMCSD_RSP_R5 0x0500
65#define TIFM_MMCSD_RSP_R6 0x0600
66
67#define TIFM_MMCSD_RSP_BUSY 0x0800
68
69#define TIFM_MMCSD_CMD_BC 0x0000
70#define TIFM_MMCSD_CMD_BCR 0x1000
71#define TIFM_MMCSD_CMD_AC 0x2000
72#define TIFM_MMCSD_CMD_ADTC 0x3000
73
74#define TIFM_MMCSD_MAX_BLOCK_SIZE 0x0800UL
75
76#define TIFM_MMCSD_REQ_TIMEOUT_MS 1000
77
78enum {
79 CMD_READY = 0x0001,
80 FIFO_READY = 0x0002,
81 BRS_READY = 0x0004,
82 SCMD_ACTIVE = 0x0008,
83 SCMD_READY = 0x0010,
84 CARD_BUSY = 0x0020,
85 DATA_CARRY = 0x0040
86};
87
88struct tifm_sd {
89 struct tifm_dev *dev;
90
91 unsigned short eject:1,
92 open_drain:1,
93 no_dma:1;
94 unsigned short cmd_flags;
95
96 unsigned int clk_freq;
97 unsigned int clk_div;
98 unsigned long timeout_jiffies;
99
100 struct tasklet_struct finish_tasklet;
101 struct timer_list timer;
102 struct mmc_request *req;
103
104 int sg_len;
105 int sg_pos;
106 unsigned int block_pos;
107 struct scatterlist bounce_buf;
108 unsigned char bounce_buf_data[TIFM_MMCSD_MAX_BLOCK_SIZE];
109};
110
111/* for some reason, host won't respond correctly to readw/writew */
112static void tifm_sd_read_fifo(struct tifm_sd *host, struct page *pg,
113 unsigned int off, unsigned int cnt)
114{
115 struct tifm_dev *sock = host->dev;
116 unsigned char *buf;
117 unsigned int pos = 0, val;
118
119 buf = kmap_atomic(pg) + off;
120 if (host->cmd_flags & DATA_CARRY) {
121 buf[pos++] = host->bounce_buf_data[0];
122 host->cmd_flags &= ~DATA_CARRY;
123 }
124
125 while (pos < cnt) {
126 val = readl(sock->addr + SOCK_MMCSD_DATA);
127 buf[pos++] = val & 0xff;
128 if (pos == cnt) {
129 host->bounce_buf_data[0] = (val >> 8) & 0xff;
130 host->cmd_flags |= DATA_CARRY;
131 break;
132 }
133 buf[pos++] = (val >> 8) & 0xff;
134 }
135 kunmap_atomic(buf - off);
136}
137
138static void tifm_sd_write_fifo(struct tifm_sd *host, struct page *pg,
139 unsigned int off, unsigned int cnt)
140{
141 struct tifm_dev *sock = host->dev;
142 unsigned char *buf;
143 unsigned int pos = 0, val;
144
145 buf = kmap_atomic(pg) + off;
146 if (host->cmd_flags & DATA_CARRY) {
147 val = host->bounce_buf_data[0] | ((buf[pos++] << 8) & 0xff00);
148 writel(val, sock->addr + SOCK_MMCSD_DATA);
149 host->cmd_flags &= ~DATA_CARRY;
150 }
151
152 while (pos < cnt) {
153 val = buf[pos++];
154 if (pos == cnt) {
155 host->bounce_buf_data[0] = val & 0xff;
156 host->cmd_flags |= DATA_CARRY;
157 break;
158 }
159 val |= (buf[pos++] << 8) & 0xff00;
160 writel(val, sock->addr + SOCK_MMCSD_DATA);
161 }
162 kunmap_atomic(buf - off);
163}
164
165static void tifm_sd_transfer_data(struct tifm_sd *host)
166{
167 struct mmc_data *r_data = host->req->cmd->data;
168 struct scatterlist *sg = r_data->sg;
169 unsigned int off, cnt, t_size = TIFM_MMCSD_FIFO_SIZE * 2;
170 unsigned int p_off, p_cnt;
171 struct page *pg;
172
173 if (host->sg_pos == host->sg_len)
174 return;
175 while (t_size) {
176 cnt = sg[host->sg_pos].length - host->block_pos;
177 if (!cnt) {
178 host->block_pos = 0;
179 host->sg_pos++;
180 if (host->sg_pos == host->sg_len) {
181 if ((r_data->flags & MMC_DATA_WRITE)
182 && (host->cmd_flags & DATA_CARRY))
183 writel(host->bounce_buf_data[0],
184 host->dev->addr
185 + SOCK_MMCSD_DATA);
186
187 return;
188 }
189 cnt = sg[host->sg_pos].length;
190 }
191 off = sg[host->sg_pos].offset + host->block_pos;
192
193 pg = nth_page(sg_page(&sg[host->sg_pos]), off >> PAGE_SHIFT);
194 p_off = offset_in_page(off);
195 p_cnt = PAGE_SIZE - p_off;
196 p_cnt = min(p_cnt, cnt);
197 p_cnt = min(p_cnt, t_size);
198
199 if (r_data->flags & MMC_DATA_READ)
200 tifm_sd_read_fifo(host, pg, p_off, p_cnt);
201 else if (r_data->flags & MMC_DATA_WRITE)
202 tifm_sd_write_fifo(host, pg, p_off, p_cnt);
203
204 t_size -= p_cnt;
205 host->block_pos += p_cnt;
206 }
207}
208
209static void tifm_sd_copy_page(struct page *dst, unsigned int dst_off,
210 struct page *src, unsigned int src_off,
211 unsigned int count)
212{
213 unsigned char *src_buf = kmap_atomic(src) + src_off;
214 unsigned char *dst_buf = kmap_atomic(dst) + dst_off;
215
216 memcpy(dst_buf, src_buf, count);
217
218 kunmap_atomic(dst_buf - dst_off);
219 kunmap_atomic(src_buf - src_off);
220}
221
222static void tifm_sd_bounce_block(struct tifm_sd *host, struct mmc_data *r_data)
223{
224 struct scatterlist *sg = r_data->sg;
225 unsigned int t_size = r_data->blksz;
226 unsigned int off, cnt;
227 unsigned int p_off, p_cnt;
228 struct page *pg;
229
230 dev_dbg(&host->dev->dev, "bouncing block\n");
231 while (t_size) {
232 cnt = sg[host->sg_pos].length - host->block_pos;
233 if (!cnt) {
234 host->block_pos = 0;
235 host->sg_pos++;
236 if (host->sg_pos == host->sg_len)
237 return;
238 cnt = sg[host->sg_pos].length;
239 }
240 off = sg[host->sg_pos].offset + host->block_pos;
241
242 pg = nth_page(sg_page(&sg[host->sg_pos]), off >> PAGE_SHIFT);
243 p_off = offset_in_page(off);
244 p_cnt = PAGE_SIZE - p_off;
245 p_cnt = min(p_cnt, cnt);
246 p_cnt = min(p_cnt, t_size);
247
248 if (r_data->flags & MMC_DATA_WRITE)
249 tifm_sd_copy_page(sg_page(&host->bounce_buf),
250 r_data->blksz - t_size,
251 pg, p_off, p_cnt);
252 else if (r_data->flags & MMC_DATA_READ)
253 tifm_sd_copy_page(pg, p_off, sg_page(&host->bounce_buf),
254 r_data->blksz - t_size, p_cnt);
255
256 t_size -= p_cnt;
257 host->block_pos += p_cnt;
258 }
259}
260
261static int tifm_sd_set_dma_data(struct tifm_sd *host, struct mmc_data *r_data)
262{
263 struct tifm_dev *sock = host->dev;
264 unsigned int t_size = TIFM_DMA_TSIZE * r_data->blksz;
265 unsigned int dma_len, dma_blk_cnt, dma_off;
266 struct scatterlist *sg = NULL;
267 unsigned long flags;
268
269 if (host->sg_pos == host->sg_len)
270 return 1;
271
272 if (host->cmd_flags & DATA_CARRY) {
273 host->cmd_flags &= ~DATA_CARRY;
274 local_irq_save(flags);
275 tifm_sd_bounce_block(host, r_data);
276 local_irq_restore(flags);
277 if (host->sg_pos == host->sg_len)
278 return 1;
279 }
280
281 dma_len = sg_dma_len(&r_data->sg[host->sg_pos]) - host->block_pos;
282 if (!dma_len) {
283 host->block_pos = 0;
284 host->sg_pos++;
285 if (host->sg_pos == host->sg_len)
286 return 1;
287 dma_len = sg_dma_len(&r_data->sg[host->sg_pos]);
288 }
289
290 if (dma_len < t_size) {
291 dma_blk_cnt = dma_len / r_data->blksz;
292 dma_off = host->block_pos;
293 host->block_pos += dma_blk_cnt * r_data->blksz;
294 } else {
295 dma_blk_cnt = TIFM_DMA_TSIZE;
296 dma_off = host->block_pos;
297 host->block_pos += t_size;
298 }
299
300 if (dma_blk_cnt)
301 sg = &r_data->sg[host->sg_pos];
302 else if (dma_len) {
303 if (r_data->flags & MMC_DATA_WRITE) {
304 local_irq_save(flags);
305 tifm_sd_bounce_block(host, r_data);
306 local_irq_restore(flags);
307 } else
308 host->cmd_flags |= DATA_CARRY;
309
310 sg = &host->bounce_buf;
311 dma_off = 0;
312 dma_blk_cnt = 1;
313 } else
314 return 1;
315
316 dev_dbg(&sock->dev, "setting dma for %d blocks\n", dma_blk_cnt);
317 writel(sg_dma_address(sg) + dma_off, sock->addr + SOCK_DMA_ADDRESS);
318 if (r_data->flags & MMC_DATA_WRITE)
319 writel((dma_blk_cnt << 8) | TIFM_DMA_TX | TIFM_DMA_EN,
320 sock->addr + SOCK_DMA_CONTROL);
321 else
322 writel((dma_blk_cnt << 8) | TIFM_DMA_EN,
323 sock->addr + SOCK_DMA_CONTROL);
324
325 return 0;
326}
327
328static unsigned int tifm_sd_op_flags(struct mmc_command *cmd)
329{
330 unsigned int rc = 0;
331
332 switch (mmc_resp_type(cmd)) {
333 case MMC_RSP_NONE:
334 rc |= TIFM_MMCSD_RSP_R0;
335 break;
336 case MMC_RSP_R1B:
337 rc |= TIFM_MMCSD_RSP_BUSY;
338 fallthrough;
339 case MMC_RSP_R1:
340 rc |= TIFM_MMCSD_RSP_R1;
341 break;
342 case MMC_RSP_R2:
343 rc |= TIFM_MMCSD_RSP_R2;
344 break;
345 case MMC_RSP_R3:
346 rc |= TIFM_MMCSD_RSP_R3;
347 break;
348 default:
349 BUG();
350 }
351
352 switch (mmc_cmd_type(cmd)) {
353 case MMC_CMD_BC:
354 rc |= TIFM_MMCSD_CMD_BC;
355 break;
356 case MMC_CMD_BCR:
357 rc |= TIFM_MMCSD_CMD_BCR;
358 break;
359 case MMC_CMD_AC:
360 rc |= TIFM_MMCSD_CMD_AC;
361 break;
362 case MMC_CMD_ADTC:
363 rc |= TIFM_MMCSD_CMD_ADTC;
364 break;
365 default:
366 BUG();
367 }
368 return rc;
369}
370
371static void tifm_sd_exec(struct tifm_sd *host, struct mmc_command *cmd)
372{
373 struct tifm_dev *sock = host->dev;
374 unsigned int cmd_mask = tifm_sd_op_flags(cmd);
375
376 if (host->open_drain)
377 cmd_mask |= TIFM_MMCSD_ODTO;
378
379 if (cmd->data && (cmd->data->flags & MMC_DATA_READ))
380 cmd_mask |= TIFM_MMCSD_READ;
381
382 dev_dbg(&sock->dev, "executing opcode 0x%x, arg: 0x%x, mask: 0x%x\n",
383 cmd->opcode, cmd->arg, cmd_mask);
384
385 writel((cmd->arg >> 16) & 0xffff, sock->addr + SOCK_MMCSD_ARG_HIGH);
386 writel(cmd->arg & 0xffff, sock->addr + SOCK_MMCSD_ARG_LOW);
387 writel(cmd->opcode | cmd_mask, sock->addr + SOCK_MMCSD_COMMAND);
388}
389
390static void tifm_sd_fetch_resp(struct mmc_command *cmd, struct tifm_dev *sock)
391{
392 cmd->resp[0] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x1c) << 16)
393 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x18);
394 cmd->resp[1] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x14) << 16)
395 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x10);
396 cmd->resp[2] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x0c) << 16)
397 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x08);
398 cmd->resp[3] = (readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x04) << 16)
399 | readl(sock->addr + SOCK_MMCSD_RESPONSE + 0x00);
400}
401
402static void tifm_sd_check_status(struct tifm_sd *host)
403{
404 struct tifm_dev *sock = host->dev;
405 struct mmc_command *cmd = host->req->cmd;
406
407 if (cmd->error)
408 goto finish_request;
409
410 if (!(host->cmd_flags & CMD_READY))
411 return;
412
413 if (cmd->data) {
414 if (cmd->data->error) {
415 if ((host->cmd_flags & SCMD_ACTIVE)
416 && !(host->cmd_flags & SCMD_READY))
417 return;
418
419 goto finish_request;
420 }
421
422 if (!(host->cmd_flags & BRS_READY))
423 return;
424
425 if (!(host->no_dma || (host->cmd_flags & FIFO_READY)))
426 return;
427
428 if (cmd->data->flags & MMC_DATA_WRITE) {
429 if (host->req->stop) {
430 if (!(host->cmd_flags & SCMD_ACTIVE)) {
431 host->cmd_flags |= SCMD_ACTIVE;
432 writel(TIFM_MMCSD_EOFB
433 | readl(sock->addr
434 + SOCK_MMCSD_INT_ENABLE),
435 sock->addr
436 + SOCK_MMCSD_INT_ENABLE);
437 tifm_sd_exec(host, host->req->stop);
438 return;
439 } else {
440 if (!(host->cmd_flags & SCMD_READY)
441 || (host->cmd_flags & CARD_BUSY))
442 return;
443 writel((~TIFM_MMCSD_EOFB)
444 & readl(sock->addr
445 + SOCK_MMCSD_INT_ENABLE),
446 sock->addr
447 + SOCK_MMCSD_INT_ENABLE);
448 }
449 } else {
450 if (host->cmd_flags & CARD_BUSY)
451 return;
452 writel((~TIFM_MMCSD_EOFB)
453 & readl(sock->addr
454 + SOCK_MMCSD_INT_ENABLE),
455 sock->addr + SOCK_MMCSD_INT_ENABLE);
456 }
457 } else {
458 if (host->req->stop) {
459 if (!(host->cmd_flags & SCMD_ACTIVE)) {
460 host->cmd_flags |= SCMD_ACTIVE;
461 tifm_sd_exec(host, host->req->stop);
462 return;
463 } else {
464 if (!(host->cmd_flags & SCMD_READY))
465 return;
466 }
467 }
468 }
469 }
470finish_request:
471 tasklet_schedule(&host->finish_tasklet);
472}
473
474/* Called from interrupt handler */
475static void tifm_sd_data_event(struct tifm_dev *sock)
476{
477 struct tifm_sd *host;
478 unsigned int fifo_status = 0;
479 struct mmc_data *r_data = NULL;
480
481 spin_lock(&sock->lock);
482 host = mmc_priv((struct mmc_host*)tifm_get_drvdata(sock));
483 fifo_status = readl(sock->addr + SOCK_DMA_FIFO_STATUS);
484 dev_dbg(&sock->dev, "data event: fifo_status %x, flags %x\n",
485 fifo_status, host->cmd_flags);
486
487 if (host->req) {
488 r_data = host->req->cmd->data;
489
490 if (r_data && (fifo_status & TIFM_FIFO_READY)) {
491 if (tifm_sd_set_dma_data(host, r_data)) {
492 host->cmd_flags |= FIFO_READY;
493 tifm_sd_check_status(host);
494 }
495 }
496 }
497
498 writel(fifo_status, sock->addr + SOCK_DMA_FIFO_STATUS);
499 spin_unlock(&sock->lock);
500}
501
502/* Called from interrupt handler */
503static void tifm_sd_card_event(struct tifm_dev *sock)
504{
505 struct tifm_sd *host;
506 unsigned int host_status = 0;
507 int cmd_error = 0;
508 struct mmc_command *cmd = NULL;
509 unsigned long flags;
510
511 spin_lock(&sock->lock);
512 host = mmc_priv((struct mmc_host*)tifm_get_drvdata(sock));
513 host_status = readl(sock->addr + SOCK_MMCSD_STATUS);
514 dev_dbg(&sock->dev, "host event: host_status %x, flags %x\n",
515 host_status, host->cmd_flags);
516
517 if (host->req) {
518 cmd = host->req->cmd;
519
520 if (host_status & TIFM_MMCSD_ERRMASK) {
521 writel(host_status & TIFM_MMCSD_ERRMASK,
522 sock->addr + SOCK_MMCSD_STATUS);
523 if (host_status & TIFM_MMCSD_CTO)
524 cmd_error = -ETIMEDOUT;
525 else if (host_status & TIFM_MMCSD_CCRC)
526 cmd_error = -EILSEQ;
527
528 if (cmd->data) {
529 if (host_status & TIFM_MMCSD_DTO)
530 cmd->data->error = -ETIMEDOUT;
531 else if (host_status & TIFM_MMCSD_DCRC)
532 cmd->data->error = -EILSEQ;
533 }
534
535 writel(TIFM_FIFO_INT_SETALL,
536 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
537 writel(TIFM_DMA_RESET, sock->addr + SOCK_DMA_CONTROL);
538
539 if (host->req->stop) {
540 if (host->cmd_flags & SCMD_ACTIVE) {
541 host->req->stop->error = cmd_error;
542 host->cmd_flags |= SCMD_READY;
543 } else {
544 cmd->error = cmd_error;
545 host->cmd_flags |= SCMD_ACTIVE;
546 tifm_sd_exec(host, host->req->stop);
547 goto done;
548 }
549 } else
550 cmd->error = cmd_error;
551 } else {
552 if (host_status & (TIFM_MMCSD_EOC | TIFM_MMCSD_CERR)) {
553 if (!(host->cmd_flags & CMD_READY)) {
554 host->cmd_flags |= CMD_READY;
555 tifm_sd_fetch_resp(cmd, sock);
556 } else if (host->cmd_flags & SCMD_ACTIVE) {
557 host->cmd_flags |= SCMD_READY;
558 tifm_sd_fetch_resp(host->req->stop,
559 sock);
560 }
561 }
562 if (host_status & TIFM_MMCSD_BRS)
563 host->cmd_flags |= BRS_READY;
564 }
565
566 if (host->no_dma && cmd->data) {
567 if (host_status & TIFM_MMCSD_AE)
568 writel(host_status & TIFM_MMCSD_AE,
569 sock->addr + SOCK_MMCSD_STATUS);
570
571 if (host_status & (TIFM_MMCSD_AE | TIFM_MMCSD_AF
572 | TIFM_MMCSD_BRS)) {
573 local_irq_save(flags);
574 tifm_sd_transfer_data(host);
575 local_irq_restore(flags);
576 host_status &= ~TIFM_MMCSD_AE;
577 }
578 }
579
580 if (host_status & TIFM_MMCSD_EOFB)
581 host->cmd_flags &= ~CARD_BUSY;
582 else if (host_status & TIFM_MMCSD_CB)
583 host->cmd_flags |= CARD_BUSY;
584
585 tifm_sd_check_status(host);
586 }
587done:
588 writel(host_status, sock->addr + SOCK_MMCSD_STATUS);
589 spin_unlock(&sock->lock);
590}
591
592static void tifm_sd_set_data_timeout(struct tifm_sd *host,
593 struct mmc_data *data)
594{
595 struct tifm_dev *sock = host->dev;
596 unsigned int data_timeout = data->timeout_clks;
597
598 if (fixed_timeout)
599 return;
600
601 data_timeout += data->timeout_ns /
602 ((1000000000UL / host->clk_freq) * host->clk_div);
603
604 if (data_timeout < 0xffff) {
605 writel(data_timeout, sock->addr + SOCK_MMCSD_DATA_TO);
606 writel((~TIFM_MMCSD_DPE)
607 & readl(sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG),
608 sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG);
609 } else {
610 data_timeout = (data_timeout >> 10) + 1;
611 if (data_timeout > 0xffff)
612 data_timeout = 0; /* set to unlimited */
613 writel(data_timeout, sock->addr + SOCK_MMCSD_DATA_TO);
614 writel(TIFM_MMCSD_DPE
615 | readl(sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG),
616 sock->addr + SOCK_MMCSD_SDIO_MODE_CONFIG);
617 }
618}
619
620static void tifm_sd_request(struct mmc_host *mmc, struct mmc_request *mrq)
621{
622 struct tifm_sd *host = mmc_priv(mmc);
623 struct tifm_dev *sock = host->dev;
624 unsigned long flags;
625 struct mmc_data *r_data = mrq->cmd->data;
626
627 spin_lock_irqsave(&sock->lock, flags);
628 if (host->eject) {
629 mrq->cmd->error = -ENOMEDIUM;
630 goto err_out;
631 }
632
633 if (host->req) {
634 pr_err("%s : unfinished request detected\n",
635 dev_name(&sock->dev));
636 mrq->cmd->error = -ETIMEDOUT;
637 goto err_out;
638 }
639
640 host->cmd_flags = 0;
641 host->block_pos = 0;
642 host->sg_pos = 0;
643
644 if (mrq->data && !is_power_of_2(mrq->data->blksz))
645 host->no_dma = 1;
646 else
647 host->no_dma = no_dma ? 1 : 0;
648
649 if (r_data) {
650 tifm_sd_set_data_timeout(host, r_data);
651
652 if ((r_data->flags & MMC_DATA_WRITE) && !mrq->stop)
653 writel(TIFM_MMCSD_EOFB
654 | readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
655 sock->addr + SOCK_MMCSD_INT_ENABLE);
656
657 if (host->no_dma) {
658 writel(TIFM_MMCSD_BUFINT
659 | readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
660 sock->addr + SOCK_MMCSD_INT_ENABLE);
661 writel(((TIFM_MMCSD_FIFO_SIZE - 1) << 8)
662 | (TIFM_MMCSD_FIFO_SIZE - 1),
663 sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
664
665 host->sg_len = r_data->sg_len;
666 } else {
667 sg_init_one(&host->bounce_buf, host->bounce_buf_data,
668 r_data->blksz);
669
670 if(1 != tifm_map_sg(sock, &host->bounce_buf, 1,
671 r_data->flags & MMC_DATA_WRITE
672 ? PCI_DMA_TODEVICE
673 : PCI_DMA_FROMDEVICE)) {
674 pr_err("%s : scatterlist map failed\n",
675 dev_name(&sock->dev));
676 mrq->cmd->error = -ENOMEM;
677 goto err_out;
678 }
679 host->sg_len = tifm_map_sg(sock, r_data->sg,
680 r_data->sg_len,
681 r_data->flags
682 & MMC_DATA_WRITE
683 ? PCI_DMA_TODEVICE
684 : PCI_DMA_FROMDEVICE);
685 if (host->sg_len < 1) {
686 pr_err("%s : scatterlist map failed\n",
687 dev_name(&sock->dev));
688 tifm_unmap_sg(sock, &host->bounce_buf, 1,
689 r_data->flags & MMC_DATA_WRITE
690 ? PCI_DMA_TODEVICE
691 : PCI_DMA_FROMDEVICE);
692 mrq->cmd->error = -ENOMEM;
693 goto err_out;
694 }
695
696 writel(TIFM_FIFO_INT_SETALL,
697 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
698 writel(ilog2(r_data->blksz) - 2,
699 sock->addr + SOCK_FIFO_PAGE_SIZE);
700 writel(TIFM_FIFO_ENABLE,
701 sock->addr + SOCK_FIFO_CONTROL);
702 writel(TIFM_FIFO_INTMASK,
703 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_SET);
704
705 if (r_data->flags & MMC_DATA_WRITE)
706 writel(TIFM_MMCSD_TXDE,
707 sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
708 else
709 writel(TIFM_MMCSD_RXDE,
710 sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
711
712 tifm_sd_set_dma_data(host, r_data);
713 }
714
715 writel(r_data->blocks - 1,
716 sock->addr + SOCK_MMCSD_NUM_BLOCKS);
717 writel(r_data->blksz - 1,
718 sock->addr + SOCK_MMCSD_BLOCK_LEN);
719 }
720
721 host->req = mrq;
722 mod_timer(&host->timer, jiffies + host->timeout_jiffies);
723 writel(TIFM_CTRL_LED | readl(sock->addr + SOCK_CONTROL),
724 sock->addr + SOCK_CONTROL);
725 tifm_sd_exec(host, mrq->cmd);
726 spin_unlock_irqrestore(&sock->lock, flags);
727 return;
728
729err_out:
730 spin_unlock_irqrestore(&sock->lock, flags);
731 mmc_request_done(mmc, mrq);
732}
733
734static void tifm_sd_end_cmd(unsigned long data)
735{
736 struct tifm_sd *host = (struct tifm_sd*)data;
737 struct tifm_dev *sock = host->dev;
738 struct mmc_host *mmc = tifm_get_drvdata(sock);
739 struct mmc_request *mrq;
740 struct mmc_data *r_data = NULL;
741 unsigned long flags;
742
743 spin_lock_irqsave(&sock->lock, flags);
744
745 del_timer(&host->timer);
746 mrq = host->req;
747 host->req = NULL;
748
749 if (!mrq) {
750 pr_err(" %s : no request to complete?\n",
751 dev_name(&sock->dev));
752 spin_unlock_irqrestore(&sock->lock, flags);
753 return;
754 }
755
756 r_data = mrq->cmd->data;
757 if (r_data) {
758 if (host->no_dma) {
759 writel((~TIFM_MMCSD_BUFINT)
760 & readl(sock->addr + SOCK_MMCSD_INT_ENABLE),
761 sock->addr + SOCK_MMCSD_INT_ENABLE);
762 } else {
763 tifm_unmap_sg(sock, &host->bounce_buf, 1,
764 (r_data->flags & MMC_DATA_WRITE)
765 ? PCI_DMA_TODEVICE : PCI_DMA_FROMDEVICE);
766 tifm_unmap_sg(sock, r_data->sg, r_data->sg_len,
767 (r_data->flags & MMC_DATA_WRITE)
768 ? PCI_DMA_TODEVICE : PCI_DMA_FROMDEVICE);
769 }
770
771 r_data->bytes_xfered = r_data->blocks
772 - readl(sock->addr + SOCK_MMCSD_NUM_BLOCKS) - 1;
773 r_data->bytes_xfered *= r_data->blksz;
774 r_data->bytes_xfered += r_data->blksz
775 - readl(sock->addr + SOCK_MMCSD_BLOCK_LEN) + 1;
776 }
777
778 writel((~TIFM_CTRL_LED) & readl(sock->addr + SOCK_CONTROL),
779 sock->addr + SOCK_CONTROL);
780
781 spin_unlock_irqrestore(&sock->lock, flags);
782 mmc_request_done(mmc, mrq);
783}
784
785static void tifm_sd_abort(struct timer_list *t)
786{
787 struct tifm_sd *host = from_timer(host, t, timer);
788
789 pr_err("%s : card failed to respond for a long period of time "
790 "(%x, %x)\n",
791 dev_name(&host->dev->dev), host->req->cmd->opcode, host->cmd_flags);
792
793 tifm_eject(host->dev);
794}
795
796static void tifm_sd_ios(struct mmc_host *mmc, struct mmc_ios *ios)
797{
798 struct tifm_sd *host = mmc_priv(mmc);
799 struct tifm_dev *sock = host->dev;
800 unsigned int clk_div1, clk_div2;
801 unsigned long flags;
802
803 spin_lock_irqsave(&sock->lock, flags);
804
805 dev_dbg(&sock->dev, "ios: clock = %u, vdd = %x, bus_mode = %x, "
806 "chip_select = %x, power_mode = %x, bus_width = %x\n",
807 ios->clock, ios->vdd, ios->bus_mode, ios->chip_select,
808 ios->power_mode, ios->bus_width);
809
810 if (ios->bus_width == MMC_BUS_WIDTH_4) {
811 writel(TIFM_MMCSD_4BBUS | readl(sock->addr + SOCK_MMCSD_CONFIG),
812 sock->addr + SOCK_MMCSD_CONFIG);
813 } else {
814 writel((~TIFM_MMCSD_4BBUS)
815 & readl(sock->addr + SOCK_MMCSD_CONFIG),
816 sock->addr + SOCK_MMCSD_CONFIG);
817 }
818
819 if (ios->clock) {
820 clk_div1 = 20000000 / ios->clock;
821 if (!clk_div1)
822 clk_div1 = 1;
823
824 clk_div2 = 24000000 / ios->clock;
825 if (!clk_div2)
826 clk_div2 = 1;
827
828 if ((20000000 / clk_div1) > ios->clock)
829 clk_div1++;
830 if ((24000000 / clk_div2) > ios->clock)
831 clk_div2++;
832 if ((20000000 / clk_div1) > (24000000 / clk_div2)) {
833 host->clk_freq = 20000000;
834 host->clk_div = clk_div1;
835 writel((~TIFM_CTRL_FAST_CLK)
836 & readl(sock->addr + SOCK_CONTROL),
837 sock->addr + SOCK_CONTROL);
838 } else {
839 host->clk_freq = 24000000;
840 host->clk_div = clk_div2;
841 writel(TIFM_CTRL_FAST_CLK
842 | readl(sock->addr + SOCK_CONTROL),
843 sock->addr + SOCK_CONTROL);
844 }
845 } else {
846 host->clk_div = 0;
847 }
848 host->clk_div &= TIFM_MMCSD_CLKMASK;
849 writel(host->clk_div
850 | ((~TIFM_MMCSD_CLKMASK)
851 & readl(sock->addr + SOCK_MMCSD_CONFIG)),
852 sock->addr + SOCK_MMCSD_CONFIG);
853
854 host->open_drain = (ios->bus_mode == MMC_BUSMODE_OPENDRAIN);
855
856 /* chip_select : maybe later */
857 //vdd
858 //power is set before probe / after remove
859
860 spin_unlock_irqrestore(&sock->lock, flags);
861}
862
863static int tifm_sd_ro(struct mmc_host *mmc)
864{
865 int rc = 0;
866 struct tifm_sd *host = mmc_priv(mmc);
867 struct tifm_dev *sock = host->dev;
868 unsigned long flags;
869
870 spin_lock_irqsave(&sock->lock, flags);
871 if (TIFM_MMCSD_CARD_RO & readl(sock->addr + SOCK_PRESENT_STATE))
872 rc = 1;
873 spin_unlock_irqrestore(&sock->lock, flags);
874 return rc;
875}
876
877static const struct mmc_host_ops tifm_sd_ops = {
878 .request = tifm_sd_request,
879 .set_ios = tifm_sd_ios,
880 .get_ro = tifm_sd_ro
881};
882
883static int tifm_sd_initialize_host(struct tifm_sd *host)
884{
885 int rc;
886 unsigned int host_status = 0;
887 struct tifm_dev *sock = host->dev;
888
889 writel(0, sock->addr + SOCK_MMCSD_INT_ENABLE);
890 host->clk_div = 61;
891 host->clk_freq = 20000000;
892 writel(TIFM_MMCSD_RESET, sock->addr + SOCK_MMCSD_SYSTEM_CONTROL);
893 writel(host->clk_div | TIFM_MMCSD_POWER,
894 sock->addr + SOCK_MMCSD_CONFIG);
895
896 /* wait up to 0.51 sec for reset */
897 for (rc = 32; rc <= 256; rc <<= 1) {
898 if (1 & readl(sock->addr + SOCK_MMCSD_SYSTEM_STATUS)) {
899 rc = 0;
900 break;
901 }
902 msleep(rc);
903 }
904
905 if (rc) {
906 pr_err("%s : controller failed to reset\n",
907 dev_name(&sock->dev));
908 return -ENODEV;
909 }
910
911 writel(0, sock->addr + SOCK_MMCSD_NUM_BLOCKS);
912 writel(host->clk_div | TIFM_MMCSD_POWER,
913 sock->addr + SOCK_MMCSD_CONFIG);
914 writel(TIFM_MMCSD_RXDE, sock->addr + SOCK_MMCSD_BUFFER_CONFIG);
915
916 // command timeout fixed to 64 clocks for now
917 writel(64, sock->addr + SOCK_MMCSD_COMMAND_TO);
918 writel(TIFM_MMCSD_INAB, sock->addr + SOCK_MMCSD_COMMAND);
919
920 for (rc = 16; rc <= 64; rc <<= 1) {
921 host_status = readl(sock->addr + SOCK_MMCSD_STATUS);
922 writel(host_status, sock->addr + SOCK_MMCSD_STATUS);
923 if (!(host_status & TIFM_MMCSD_ERRMASK)
924 && (host_status & TIFM_MMCSD_EOC)) {
925 rc = 0;
926 break;
927 }
928 msleep(rc);
929 }
930
931 if (rc) {
932 pr_err("%s : card not ready - probe failed on initialization\n",
933 dev_name(&sock->dev));
934 return -ENODEV;
935 }
936
937 writel(TIFM_MMCSD_CERR | TIFM_MMCSD_BRS | TIFM_MMCSD_EOC
938 | TIFM_MMCSD_ERRMASK,
939 sock->addr + SOCK_MMCSD_INT_ENABLE);
940
941 return 0;
942}
943
944static int tifm_sd_probe(struct tifm_dev *sock)
945{
946 struct mmc_host *mmc;
947 struct tifm_sd *host;
948 int rc = -EIO;
949
950 if (!(TIFM_SOCK_STATE_OCCUPIED
951 & readl(sock->addr + SOCK_PRESENT_STATE))) {
952 pr_warn("%s : card gone, unexpectedly\n",
953 dev_name(&sock->dev));
954 return rc;
955 }
956
957 mmc = mmc_alloc_host(sizeof(struct tifm_sd), &sock->dev);
958 if (!mmc)
959 return -ENOMEM;
960
961 host = mmc_priv(mmc);
962 tifm_set_drvdata(sock, mmc);
963 host->dev = sock;
964 host->timeout_jiffies = msecs_to_jiffies(TIFM_MMCSD_REQ_TIMEOUT_MS);
965 /*
966 * We use a fixed request timeout of 1s, hence inform the core about it.
967 * A future improvement should instead respect the cmd->busy_timeout.
968 */
969 mmc->max_busy_timeout = TIFM_MMCSD_REQ_TIMEOUT_MS;
970
971 tasklet_init(&host->finish_tasklet, tifm_sd_end_cmd,
972 (unsigned long)host);
973 timer_setup(&host->timer, tifm_sd_abort, 0);
974
975 mmc->ops = &tifm_sd_ops;
976 mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34;
977 mmc->caps = MMC_CAP_4_BIT_DATA;
978 mmc->f_min = 20000000 / 60;
979 mmc->f_max = 24000000;
980
981 mmc->max_blk_count = 2048;
982 mmc->max_segs = mmc->max_blk_count;
983 mmc->max_blk_size = min(TIFM_MMCSD_MAX_BLOCK_SIZE, PAGE_SIZE);
984 mmc->max_seg_size = mmc->max_blk_count * mmc->max_blk_size;
985 mmc->max_req_size = mmc->max_seg_size;
986
987 sock->card_event = tifm_sd_card_event;
988 sock->data_event = tifm_sd_data_event;
989 rc = tifm_sd_initialize_host(host);
990
991 if (!rc)
992 rc = mmc_add_host(mmc);
993 if (!rc)
994 return 0;
995
996 mmc_free_host(mmc);
997 return rc;
998}
999
1000static void tifm_sd_remove(struct tifm_dev *sock)
1001{
1002 struct mmc_host *mmc = tifm_get_drvdata(sock);
1003 struct tifm_sd *host = mmc_priv(mmc);
1004 unsigned long flags;
1005
1006 spin_lock_irqsave(&sock->lock, flags);
1007 host->eject = 1;
1008 writel(0, sock->addr + SOCK_MMCSD_INT_ENABLE);
1009 spin_unlock_irqrestore(&sock->lock, flags);
1010
1011 tasklet_kill(&host->finish_tasklet);
1012
1013 spin_lock_irqsave(&sock->lock, flags);
1014 if (host->req) {
1015 writel(TIFM_FIFO_INT_SETALL,
1016 sock->addr + SOCK_DMA_FIFO_INT_ENABLE_CLEAR);
1017 writel(0, sock->addr + SOCK_DMA_FIFO_INT_ENABLE_SET);
1018 host->req->cmd->error = -ENOMEDIUM;
1019 if (host->req->stop)
1020 host->req->stop->error = -ENOMEDIUM;
1021 tasklet_schedule(&host->finish_tasklet);
1022 }
1023 spin_unlock_irqrestore(&sock->lock, flags);
1024 mmc_remove_host(mmc);
1025 dev_dbg(&sock->dev, "after remove\n");
1026
1027 mmc_free_host(mmc);
1028}
1029
1030#ifdef CONFIG_PM
1031
1032static int tifm_sd_suspend(struct tifm_dev *sock, pm_message_t state)
1033{
1034 return 0;
1035}
1036
1037static int tifm_sd_resume(struct tifm_dev *sock)
1038{
1039 struct mmc_host *mmc = tifm_get_drvdata(sock);
1040 struct tifm_sd *host = mmc_priv(mmc);
1041 int rc;
1042
1043 rc = tifm_sd_initialize_host(host);
1044 dev_dbg(&sock->dev, "resume initialize %d\n", rc);
1045
1046 if (rc)
1047 host->eject = 1;
1048
1049 return rc;
1050}
1051
1052#else
1053
1054#define tifm_sd_suspend NULL
1055#define tifm_sd_resume NULL
1056
1057#endif /* CONFIG_PM */
1058
1059static struct tifm_device_id tifm_sd_id_tbl[] = {
1060 { TIFM_TYPE_SD }, { }
1061};
1062
1063static struct tifm_driver tifm_sd_driver = {
1064 .driver = {
1065 .name = DRIVER_NAME,
1066 .owner = THIS_MODULE
1067 },
1068 .id_table = tifm_sd_id_tbl,
1069 .probe = tifm_sd_probe,
1070 .remove = tifm_sd_remove,
1071 .suspend = tifm_sd_suspend,
1072 .resume = tifm_sd_resume
1073};
1074
1075static int __init tifm_sd_init(void)
1076{
1077 return tifm_register_driver(&tifm_sd_driver);
1078}
1079
1080static void __exit tifm_sd_exit(void)
1081{
1082 tifm_unregister_driver(&tifm_sd_driver);
1083}
1084
1085MODULE_AUTHOR("Alex Dubov");
1086MODULE_DESCRIPTION("TI FlashMedia SD driver");
1087MODULE_LICENSE("GPL");
1088MODULE_DEVICE_TABLE(tifm, tifm_sd_id_tbl);
1089MODULE_VERSION(DRIVER_VERSION);
1090
1091module_init(tifm_sd_init);
1092module_exit(tifm_sd_exit);