Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * i.MX IPUv3 DP Overlay Planes
4 *
5 * Copyright (C) 2013 Philipp Zabel, Pengutronix
6 */
7
8#include <drm/drm_atomic.h>
9#include <drm/drm_atomic_helper.h>
10#include <drm/drm_blend.h>
11#include <drm/drm_fb_dma_helper.h>
12#include <drm/drm_fourcc.h>
13#include <drm/drm_framebuffer.h>
14#include <drm/drm_gem_atomic_helper.h>
15#include <drm/drm_gem_dma_helper.h>
16#include <drm/drm_managed.h>
17
18#include <video/imx-ipu-v3.h>
19
20#include "imx-drm.h"
21#include "ipuv3-plane.h"
22
23struct ipu_plane_state {
24 struct drm_plane_state base;
25 bool use_pre;
26};
27
28static inline struct ipu_plane_state *
29to_ipu_plane_state(struct drm_plane_state *p)
30{
31 return container_of(p, struct ipu_plane_state, base);
32}
33
34static unsigned int ipu_src_rect_width(const struct drm_plane_state *state)
35{
36 return ALIGN(drm_rect_width(&state->src) >> 16, 8);
37}
38
39static inline struct ipu_plane *to_ipu_plane(struct drm_plane *p)
40{
41 return container_of(p, struct ipu_plane, base);
42}
43
44static const uint32_t ipu_plane_all_formats[] = {
45 DRM_FORMAT_ARGB1555,
46 DRM_FORMAT_XRGB1555,
47 DRM_FORMAT_ABGR1555,
48 DRM_FORMAT_XBGR1555,
49 DRM_FORMAT_RGBA5551,
50 DRM_FORMAT_BGRA5551,
51 DRM_FORMAT_ARGB4444,
52 DRM_FORMAT_ARGB8888,
53 DRM_FORMAT_XRGB8888,
54 DRM_FORMAT_ABGR8888,
55 DRM_FORMAT_XBGR8888,
56 DRM_FORMAT_RGBA8888,
57 DRM_FORMAT_RGBX8888,
58 DRM_FORMAT_BGRA8888,
59 DRM_FORMAT_BGRX8888,
60 DRM_FORMAT_UYVY,
61 DRM_FORMAT_VYUY,
62 DRM_FORMAT_YUYV,
63 DRM_FORMAT_YVYU,
64 DRM_FORMAT_YUV420,
65 DRM_FORMAT_YVU420,
66 DRM_FORMAT_YUV422,
67 DRM_FORMAT_YVU422,
68 DRM_FORMAT_YUV444,
69 DRM_FORMAT_YVU444,
70 DRM_FORMAT_NV12,
71 DRM_FORMAT_NV16,
72 DRM_FORMAT_RGB565,
73 DRM_FORMAT_RGB565_A8,
74 DRM_FORMAT_BGR565_A8,
75 DRM_FORMAT_RGB888_A8,
76 DRM_FORMAT_BGR888_A8,
77 DRM_FORMAT_RGBX8888_A8,
78 DRM_FORMAT_BGRX8888_A8,
79};
80
81static const uint32_t ipu_plane_rgb_formats[] = {
82 DRM_FORMAT_ARGB1555,
83 DRM_FORMAT_XRGB1555,
84 DRM_FORMAT_ABGR1555,
85 DRM_FORMAT_XBGR1555,
86 DRM_FORMAT_RGBA5551,
87 DRM_FORMAT_BGRA5551,
88 DRM_FORMAT_ARGB4444,
89 DRM_FORMAT_ARGB8888,
90 DRM_FORMAT_XRGB8888,
91 DRM_FORMAT_ABGR8888,
92 DRM_FORMAT_XBGR8888,
93 DRM_FORMAT_RGBA8888,
94 DRM_FORMAT_RGBX8888,
95 DRM_FORMAT_BGRA8888,
96 DRM_FORMAT_BGRX8888,
97 DRM_FORMAT_RGB565,
98 DRM_FORMAT_RGB565_A8,
99 DRM_FORMAT_BGR565_A8,
100 DRM_FORMAT_RGB888_A8,
101 DRM_FORMAT_BGR888_A8,
102 DRM_FORMAT_RGBX8888_A8,
103 DRM_FORMAT_BGRX8888_A8,
104};
105
106static const uint64_t ipu_format_modifiers[] = {
107 DRM_FORMAT_MOD_LINEAR,
108 DRM_FORMAT_MOD_INVALID
109};
110
111static const uint64_t pre_format_modifiers[] = {
112 DRM_FORMAT_MOD_LINEAR,
113 DRM_FORMAT_MOD_VIVANTE_TILED,
114 DRM_FORMAT_MOD_VIVANTE_SUPER_TILED,
115 DRM_FORMAT_MOD_INVALID
116};
117
118int ipu_plane_irq(struct ipu_plane *ipu_plane)
119{
120 return ipu_idmac_channel_irq(ipu_plane->ipu, ipu_plane->ipu_ch,
121 IPU_IRQ_EOF);
122}
123
124static inline unsigned long
125drm_plane_state_to_eba(struct drm_plane_state *state, int plane)
126{
127 struct drm_framebuffer *fb = state->fb;
128 struct drm_gem_dma_object *dma_obj;
129 int x = state->src.x1 >> 16;
130 int y = state->src.y1 >> 16;
131
132 dma_obj = drm_fb_dma_get_gem_obj(fb, plane);
133 BUG_ON(!dma_obj);
134
135 return dma_obj->dma_addr + fb->offsets[plane] + fb->pitches[plane] * y +
136 fb->format->cpp[plane] * x;
137}
138
139static inline unsigned long
140drm_plane_state_to_ubo(struct drm_plane_state *state)
141{
142 struct drm_framebuffer *fb = state->fb;
143 struct drm_gem_dma_object *dma_obj;
144 unsigned long eba = drm_plane_state_to_eba(state, 0);
145 int x = state->src.x1 >> 16;
146 int y = state->src.y1 >> 16;
147
148 dma_obj = drm_fb_dma_get_gem_obj(fb, 1);
149 BUG_ON(!dma_obj);
150
151 x /= fb->format->hsub;
152 y /= fb->format->vsub;
153
154 return dma_obj->dma_addr + fb->offsets[1] + fb->pitches[1] * y +
155 fb->format->cpp[1] * x - eba;
156}
157
158static inline unsigned long
159drm_plane_state_to_vbo(struct drm_plane_state *state)
160{
161 struct drm_framebuffer *fb = state->fb;
162 struct drm_gem_dma_object *dma_obj;
163 unsigned long eba = drm_plane_state_to_eba(state, 0);
164 int x = state->src.x1 >> 16;
165 int y = state->src.y1 >> 16;
166
167 dma_obj = drm_fb_dma_get_gem_obj(fb, 2);
168 BUG_ON(!dma_obj);
169
170 x /= fb->format->hsub;
171 y /= fb->format->vsub;
172
173 return dma_obj->dma_addr + fb->offsets[2] + fb->pitches[2] * y +
174 fb->format->cpp[2] * x - eba;
175}
176
177static void ipu_plane_put_resources(struct drm_device *dev, void *ptr)
178{
179 struct ipu_plane *ipu_plane = ptr;
180
181 if (!IS_ERR_OR_NULL(ipu_plane->dp))
182 ipu_dp_put(ipu_plane->dp);
183 if (!IS_ERR_OR_NULL(ipu_plane->dmfc))
184 ipu_dmfc_put(ipu_plane->dmfc);
185 if (!IS_ERR_OR_NULL(ipu_plane->ipu_ch))
186 ipu_idmac_put(ipu_plane->ipu_ch);
187 if (!IS_ERR_OR_NULL(ipu_plane->alpha_ch))
188 ipu_idmac_put(ipu_plane->alpha_ch);
189}
190
191static int ipu_plane_get_resources(struct drm_device *dev,
192 struct ipu_plane *ipu_plane)
193{
194 int ret;
195 int alpha_ch;
196
197 ipu_plane->ipu_ch = ipu_idmac_get(ipu_plane->ipu, ipu_plane->dma);
198 if (IS_ERR(ipu_plane->ipu_ch)) {
199 ret = PTR_ERR(ipu_plane->ipu_ch);
200 DRM_ERROR("failed to get idmac channel: %d\n", ret);
201 return ret;
202 }
203
204 ret = drmm_add_action_or_reset(dev, ipu_plane_put_resources, ipu_plane);
205 if (ret)
206 return ret;
207
208 alpha_ch = ipu_channel_alpha_channel(ipu_plane->dma);
209 if (alpha_ch >= 0) {
210 ipu_plane->alpha_ch = ipu_idmac_get(ipu_plane->ipu, alpha_ch);
211 if (IS_ERR(ipu_plane->alpha_ch)) {
212 ret = PTR_ERR(ipu_plane->alpha_ch);
213 DRM_ERROR("failed to get alpha idmac channel %d: %d\n",
214 alpha_ch, ret);
215 return ret;
216 }
217 }
218
219 ipu_plane->dmfc = ipu_dmfc_get(ipu_plane->ipu, ipu_plane->dma);
220 if (IS_ERR(ipu_plane->dmfc)) {
221 ret = PTR_ERR(ipu_plane->dmfc);
222 DRM_ERROR("failed to get dmfc: ret %d\n", ret);
223 return ret;
224 }
225
226 if (ipu_plane->dp_flow >= 0) {
227 ipu_plane->dp = ipu_dp_get(ipu_plane->ipu, ipu_plane->dp_flow);
228 if (IS_ERR(ipu_plane->dp)) {
229 ret = PTR_ERR(ipu_plane->dp);
230 DRM_ERROR("failed to get dp flow: %d\n", ret);
231 return ret;
232 }
233 }
234
235 return 0;
236}
237
238static bool ipu_plane_separate_alpha(struct ipu_plane *ipu_plane)
239{
240 switch (ipu_plane->base.state->fb->format->format) {
241 case DRM_FORMAT_RGB565_A8:
242 case DRM_FORMAT_BGR565_A8:
243 case DRM_FORMAT_RGB888_A8:
244 case DRM_FORMAT_BGR888_A8:
245 case DRM_FORMAT_RGBX8888_A8:
246 case DRM_FORMAT_BGRX8888_A8:
247 return true;
248 default:
249 return false;
250 }
251}
252
253static void ipu_plane_enable(struct ipu_plane *ipu_plane)
254{
255 if (ipu_plane->dp)
256 ipu_dp_enable(ipu_plane->ipu);
257 ipu_dmfc_enable_channel(ipu_plane->dmfc);
258 ipu_idmac_enable_channel(ipu_plane->ipu_ch);
259 if (ipu_plane_separate_alpha(ipu_plane))
260 ipu_idmac_enable_channel(ipu_plane->alpha_ch);
261 if (ipu_plane->dp)
262 ipu_dp_enable_channel(ipu_plane->dp);
263}
264
265void ipu_plane_disable(struct ipu_plane *ipu_plane, bool disable_dp_channel)
266{
267 int ret;
268
269 DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__);
270
271 ret = ipu_idmac_wait_busy(ipu_plane->ipu_ch, 50);
272 if (ret == -ETIMEDOUT) {
273 DRM_ERROR("[PLANE:%d] IDMAC timeout\n",
274 ipu_plane->base.base.id);
275 }
276
277 if (ipu_plane->dp && disable_dp_channel)
278 ipu_dp_disable_channel(ipu_plane->dp, false);
279 ipu_idmac_disable_channel(ipu_plane->ipu_ch);
280 if (ipu_plane->alpha_ch)
281 ipu_idmac_disable_channel(ipu_plane->alpha_ch);
282 ipu_dmfc_disable_channel(ipu_plane->dmfc);
283 if (ipu_plane->dp)
284 ipu_dp_disable(ipu_plane->ipu);
285 if (ipu_prg_present(ipu_plane->ipu))
286 ipu_prg_channel_disable(ipu_plane->ipu_ch);
287}
288
289void ipu_plane_disable_deferred(struct drm_plane *plane)
290{
291 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
292
293 if (ipu_plane->disabling) {
294 ipu_plane->disabling = false;
295 ipu_plane_disable(ipu_plane, false);
296 }
297}
298
299static void ipu_plane_state_reset(struct drm_plane *plane)
300{
301 struct ipu_plane_state *ipu_state;
302
303 if (plane->state) {
304 ipu_state = to_ipu_plane_state(plane->state);
305 __drm_atomic_helper_plane_destroy_state(plane->state);
306 kfree(ipu_state);
307 plane->state = NULL;
308 }
309
310 ipu_state = kzalloc(sizeof(*ipu_state), GFP_KERNEL);
311
312 if (ipu_state)
313 __drm_atomic_helper_plane_reset(plane, &ipu_state->base);
314}
315
316static struct drm_plane_state *
317ipu_plane_duplicate_state(struct drm_plane *plane)
318{
319 struct ipu_plane_state *state;
320
321 if (WARN_ON(!plane->state))
322 return NULL;
323
324 state = kmalloc(sizeof(*state), GFP_KERNEL);
325 if (state)
326 __drm_atomic_helper_plane_duplicate_state(plane, &state->base);
327
328 return &state->base;
329}
330
331static void ipu_plane_destroy_state(struct drm_plane *plane,
332 struct drm_plane_state *state)
333{
334 struct ipu_plane_state *ipu_state = to_ipu_plane_state(state);
335
336 __drm_atomic_helper_plane_destroy_state(state);
337 kfree(ipu_state);
338}
339
340static bool ipu_plane_format_mod_supported(struct drm_plane *plane,
341 uint32_t format, uint64_t modifier)
342{
343 struct ipu_soc *ipu = to_ipu_plane(plane)->ipu;
344
345 /* linear is supported for all planes and formats */
346 if (modifier == DRM_FORMAT_MOD_LINEAR)
347 return true;
348
349 /*
350 * Without a PRG the possible modifiers list only includes the linear
351 * modifier, so we always take the early return from this function and
352 * only end up here if the PRG is present.
353 */
354 return ipu_prg_format_supported(ipu, format, modifier);
355}
356
357static const struct drm_plane_funcs ipu_plane_funcs = {
358 .update_plane = drm_atomic_helper_update_plane,
359 .disable_plane = drm_atomic_helper_disable_plane,
360 .reset = ipu_plane_state_reset,
361 .atomic_duplicate_state = ipu_plane_duplicate_state,
362 .atomic_destroy_state = ipu_plane_destroy_state,
363 .format_mod_supported = ipu_plane_format_mod_supported,
364};
365
366static int ipu_plane_atomic_check(struct drm_plane *plane,
367 struct drm_atomic_state *state)
368{
369 struct drm_plane_state *new_state = drm_atomic_get_new_plane_state(state,
370 plane);
371 struct drm_plane_state *old_state = drm_atomic_get_old_plane_state(state,
372 plane);
373 struct drm_crtc_state *crtc_state;
374 struct device *dev = plane->dev->dev;
375 struct drm_framebuffer *fb = new_state->fb;
376 struct drm_framebuffer *old_fb = old_state->fb;
377 unsigned long eba, ubo, vbo, old_ubo, old_vbo, alpha_eba;
378 bool can_position = (plane->type == DRM_PLANE_TYPE_OVERLAY);
379 int ret;
380
381 /* Ok to disable */
382 if (!fb)
383 return 0;
384
385 if (WARN_ON(!new_state->crtc))
386 return -EINVAL;
387
388 crtc_state =
389 drm_atomic_get_existing_crtc_state(state,
390 new_state->crtc);
391 if (WARN_ON(!crtc_state))
392 return -EINVAL;
393
394 ret = drm_atomic_helper_check_plane_state(new_state, crtc_state,
395 DRM_PLANE_NO_SCALING,
396 DRM_PLANE_NO_SCALING,
397 can_position, true);
398 if (ret)
399 return ret;
400
401 /* nothing to check when disabling or disabled */
402 if (!crtc_state->enable)
403 return 0;
404
405 switch (plane->type) {
406 case DRM_PLANE_TYPE_PRIMARY:
407 /* full plane minimum width is 13 pixels */
408 if (drm_rect_width(&new_state->dst) < 13)
409 return -EINVAL;
410 break;
411 case DRM_PLANE_TYPE_OVERLAY:
412 break;
413 default:
414 dev_warn(dev, "Unsupported plane type %d\n", plane->type);
415 return -EINVAL;
416 }
417
418 if (drm_rect_height(&new_state->dst) < 2)
419 return -EINVAL;
420
421 /*
422 * We support resizing active plane or changing its format by
423 * forcing CRTC mode change in plane's ->atomic_check callback
424 * and disabling all affected active planes in CRTC's ->atomic_disable
425 * callback. The planes will be reenabled in plane's ->atomic_update
426 * callback.
427 */
428 if (old_fb &&
429 (drm_rect_width(&new_state->dst) != drm_rect_width(&old_state->dst) ||
430 drm_rect_height(&new_state->dst) != drm_rect_height(&old_state->dst) ||
431 fb->format != old_fb->format))
432 crtc_state->mode_changed = true;
433
434 eba = drm_plane_state_to_eba(new_state, 0);
435
436 if (eba & 0x7)
437 return -EINVAL;
438
439 if (fb->pitches[0] < 1 || fb->pitches[0] > 16384)
440 return -EINVAL;
441
442 if (old_fb && fb->pitches[0] != old_fb->pitches[0])
443 crtc_state->mode_changed = true;
444
445 if (ALIGN(fb->width, 8) * fb->format->cpp[0] >
446 fb->pitches[0] + fb->offsets[0]) {
447 dev_warn(dev, "pitch is not big enough for 8 pixels alignment");
448 return -EINVAL;
449 }
450
451 switch (fb->format->format) {
452 case DRM_FORMAT_YUV420:
453 case DRM_FORMAT_YVU420:
454 case DRM_FORMAT_YUV422:
455 case DRM_FORMAT_YVU422:
456 case DRM_FORMAT_YUV444:
457 case DRM_FORMAT_YVU444:
458 /*
459 * Multiplanar formats have to meet the following restrictions:
460 * - The (up to) three plane addresses are EBA, EBA+UBO, EBA+VBO
461 * - EBA, UBO and VBO are a multiple of 8
462 * - UBO and VBO are unsigned and not larger than 0xfffff8
463 * - Only EBA may be changed while scanout is active
464 * - The strides of U and V planes must be identical.
465 */
466 vbo = drm_plane_state_to_vbo(new_state);
467
468 if (vbo & 0x7 || vbo > 0xfffff8)
469 return -EINVAL;
470
471 if (old_fb && (fb->format == old_fb->format)) {
472 old_vbo = drm_plane_state_to_vbo(old_state);
473 if (vbo != old_vbo)
474 crtc_state->mode_changed = true;
475 }
476
477 if (fb->pitches[1] != fb->pitches[2])
478 return -EINVAL;
479
480 fallthrough;
481 case DRM_FORMAT_NV12:
482 case DRM_FORMAT_NV16:
483 ubo = drm_plane_state_to_ubo(new_state);
484
485 if (ubo & 0x7 || ubo > 0xfffff8)
486 return -EINVAL;
487
488 if (old_fb && (fb->format == old_fb->format)) {
489 old_ubo = drm_plane_state_to_ubo(old_state);
490 if (ubo != old_ubo)
491 crtc_state->mode_changed = true;
492 }
493
494 if (fb->pitches[1] < 1 || fb->pitches[1] > 16384)
495 return -EINVAL;
496
497 if (old_fb && old_fb->pitches[1] != fb->pitches[1])
498 crtc_state->mode_changed = true;
499
500 /*
501 * The x/y offsets must be even in case of horizontal/vertical
502 * chroma subsampling.
503 */
504 if (((new_state->src.x1 >> 16) & (fb->format->hsub - 1)) ||
505 ((new_state->src.y1 >> 16) & (fb->format->vsub - 1)))
506 return -EINVAL;
507 break;
508 case DRM_FORMAT_RGB565_A8:
509 case DRM_FORMAT_BGR565_A8:
510 case DRM_FORMAT_RGB888_A8:
511 case DRM_FORMAT_BGR888_A8:
512 case DRM_FORMAT_RGBX8888_A8:
513 case DRM_FORMAT_BGRX8888_A8:
514 alpha_eba = drm_plane_state_to_eba(new_state, 1);
515 if (alpha_eba & 0x7)
516 return -EINVAL;
517
518 if (fb->pitches[1] < 1 || fb->pitches[1] > 16384)
519 return -EINVAL;
520
521 if (old_fb && old_fb->pitches[1] != fb->pitches[1])
522 crtc_state->mode_changed = true;
523 break;
524 }
525
526 return 0;
527}
528
529static void ipu_plane_atomic_disable(struct drm_plane *plane,
530 struct drm_atomic_state *state)
531{
532 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
533
534 if (ipu_plane->dp)
535 ipu_dp_disable_channel(ipu_plane->dp, true);
536 ipu_plane->disabling = true;
537}
538
539static int ipu_chan_assign_axi_id(int ipu_chan)
540{
541 switch (ipu_chan) {
542 case IPUV3_CHANNEL_MEM_BG_SYNC:
543 return 1;
544 case IPUV3_CHANNEL_MEM_FG_SYNC:
545 return 2;
546 case IPUV3_CHANNEL_MEM_DC_SYNC:
547 return 3;
548 default:
549 return 0;
550 }
551}
552
553static void ipu_calculate_bursts(u32 width, u32 cpp, u32 stride,
554 u8 *burstsize, u8 *num_bursts)
555{
556 const unsigned int width_bytes = width * cpp;
557 unsigned int npb, bursts;
558
559 /* Maximum number of pixels per burst without overshooting stride */
560 for (npb = 64 / cpp; npb > 0; --npb) {
561 if (round_up(width_bytes, npb * cpp) <= stride)
562 break;
563 }
564 *burstsize = npb;
565
566 /* Maximum number of consecutive bursts without overshooting stride */
567 for (bursts = 8; bursts > 1; bursts /= 2) {
568 if (round_up(width_bytes, npb * cpp * bursts) <= stride)
569 break;
570 }
571 *num_bursts = bursts;
572}
573
574static void ipu_plane_atomic_update(struct drm_plane *plane,
575 struct drm_atomic_state *state)
576{
577 struct drm_plane_state *old_state = drm_atomic_get_old_plane_state(state,
578 plane);
579 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
580 struct drm_plane_state *new_state = drm_atomic_get_new_plane_state(state,
581 plane);
582 struct ipu_plane_state *ipu_state = to_ipu_plane_state(new_state);
583 struct drm_crtc_state *crtc_state = new_state->crtc->state;
584 struct drm_framebuffer *fb = new_state->fb;
585 struct drm_rect *dst = &new_state->dst;
586 unsigned long eba, ubo, vbo;
587 unsigned long alpha_eba = 0;
588 enum ipu_color_space ics;
589 unsigned int axi_id = 0;
590 const struct drm_format_info *info;
591 u8 burstsize, num_bursts;
592 u32 width, height;
593 int active;
594
595 if (ipu_plane->dp_flow == IPU_DP_FLOW_SYNC_FG)
596 ipu_dp_set_window_pos(ipu_plane->dp, dst->x1, dst->y1);
597
598 switch (ipu_plane->dp_flow) {
599 case IPU_DP_FLOW_SYNC_BG:
600 if (new_state->normalized_zpos == 1) {
601 ipu_dp_set_global_alpha(ipu_plane->dp,
602 !fb->format->has_alpha, 0xff,
603 true);
604 } else {
605 ipu_dp_set_global_alpha(ipu_plane->dp, true, 0, true);
606 }
607 break;
608 case IPU_DP_FLOW_SYNC_FG:
609 if (new_state->normalized_zpos == 1) {
610 ipu_dp_set_global_alpha(ipu_plane->dp,
611 !fb->format->has_alpha, 0xff,
612 false);
613 }
614 break;
615 }
616
617 if (ipu_plane->dp_flow == IPU_DP_FLOW_SYNC_BG)
618 width = ipu_src_rect_width(new_state);
619 else
620 width = drm_rect_width(&new_state->src) >> 16;
621
622 eba = drm_plane_state_to_eba(new_state, 0);
623
624 /*
625 * Configure PRG channel and attached PRE, this changes the EBA to an
626 * internal SRAM location.
627 */
628 if (ipu_state->use_pre) {
629 axi_id = ipu_chan_assign_axi_id(ipu_plane->dma);
630 ipu_prg_channel_configure(ipu_plane->ipu_ch, axi_id, width,
631 drm_rect_height(&new_state->src) >> 16,
632 fb->pitches[0], fb->format->format,
633 fb->modifier, &eba);
634 }
635
636 if (!old_state->fb ||
637 old_state->fb->format->format != fb->format->format ||
638 old_state->color_encoding != new_state->color_encoding ||
639 old_state->color_range != new_state->color_range) {
640 ics = ipu_drm_fourcc_to_colorspace(fb->format->format);
641 switch (ipu_plane->dp_flow) {
642 case IPU_DP_FLOW_SYNC_BG:
643 ipu_dp_setup_channel(ipu_plane->dp, new_state->color_encoding,
644 new_state->color_range, ics,
645 IPUV3_COLORSPACE_RGB);
646 break;
647 case IPU_DP_FLOW_SYNC_FG:
648 ipu_dp_setup_channel(ipu_plane->dp, new_state->color_encoding,
649 new_state->color_range, ics,
650 IPUV3_COLORSPACE_UNKNOWN);
651 break;
652 }
653 }
654
655 if (old_state->fb && !drm_atomic_crtc_needs_modeset(crtc_state)) {
656 /* nothing to do if PRE is used */
657 if (ipu_state->use_pre)
658 return;
659 active = ipu_idmac_get_current_buffer(ipu_plane->ipu_ch);
660 ipu_cpmem_set_buffer(ipu_plane->ipu_ch, !active, eba);
661 ipu_idmac_select_buffer(ipu_plane->ipu_ch, !active);
662 if (ipu_plane_separate_alpha(ipu_plane)) {
663 active = ipu_idmac_get_current_buffer(ipu_plane->alpha_ch);
664 ipu_cpmem_set_buffer(ipu_plane->alpha_ch, !active,
665 alpha_eba);
666 ipu_idmac_select_buffer(ipu_plane->alpha_ch, !active);
667 }
668 return;
669 }
670
671 ics = ipu_drm_fourcc_to_colorspace(fb->format->format);
672 switch (ipu_plane->dp_flow) {
673 case IPU_DP_FLOW_SYNC_BG:
674 ipu_dp_setup_channel(ipu_plane->dp, DRM_COLOR_YCBCR_BT601,
675 DRM_COLOR_YCBCR_LIMITED_RANGE, ics,
676 IPUV3_COLORSPACE_RGB);
677 break;
678 case IPU_DP_FLOW_SYNC_FG:
679 ipu_dp_setup_channel(ipu_plane->dp, DRM_COLOR_YCBCR_BT601,
680 DRM_COLOR_YCBCR_LIMITED_RANGE, ics,
681 IPUV3_COLORSPACE_UNKNOWN);
682 break;
683 }
684
685 ipu_dmfc_config_wait4eot(ipu_plane->dmfc, width);
686
687 height = drm_rect_height(&new_state->src) >> 16;
688 info = drm_format_info(fb->format->format);
689 ipu_calculate_bursts(width, info->cpp[0], fb->pitches[0],
690 &burstsize, &num_bursts);
691
692 ipu_cpmem_zero(ipu_plane->ipu_ch);
693 ipu_cpmem_set_resolution(ipu_plane->ipu_ch, width, height);
694 ipu_cpmem_set_fmt(ipu_plane->ipu_ch, fb->format->format);
695 ipu_cpmem_set_burstsize(ipu_plane->ipu_ch, burstsize);
696 ipu_cpmem_set_high_priority(ipu_plane->ipu_ch);
697 ipu_idmac_enable_watermark(ipu_plane->ipu_ch, true);
698 ipu_idmac_set_double_buffer(ipu_plane->ipu_ch, 1);
699 ipu_cpmem_set_stride(ipu_plane->ipu_ch, fb->pitches[0]);
700 ipu_cpmem_set_axi_id(ipu_plane->ipu_ch, axi_id);
701
702 switch (fb->format->format) {
703 case DRM_FORMAT_YUV420:
704 case DRM_FORMAT_YVU420:
705 case DRM_FORMAT_YUV422:
706 case DRM_FORMAT_YVU422:
707 case DRM_FORMAT_YUV444:
708 case DRM_FORMAT_YVU444:
709 ubo = drm_plane_state_to_ubo(new_state);
710 vbo = drm_plane_state_to_vbo(new_state);
711 if (fb->format->format == DRM_FORMAT_YVU420 ||
712 fb->format->format == DRM_FORMAT_YVU422 ||
713 fb->format->format == DRM_FORMAT_YVU444)
714 swap(ubo, vbo);
715
716 ipu_cpmem_set_yuv_planar_full(ipu_plane->ipu_ch,
717 fb->pitches[1], ubo, vbo);
718
719 dev_dbg(ipu_plane->base.dev->dev,
720 "phy = %lu %lu %lu, x = %d, y = %d", eba, ubo, vbo,
721 new_state->src.x1 >> 16, new_state->src.y1 >> 16);
722 break;
723 case DRM_FORMAT_NV12:
724 case DRM_FORMAT_NV16:
725 ubo = drm_plane_state_to_ubo(new_state);
726
727 ipu_cpmem_set_yuv_planar_full(ipu_plane->ipu_ch,
728 fb->pitches[1], ubo, ubo);
729
730 dev_dbg(ipu_plane->base.dev->dev,
731 "phy = %lu %lu, x = %d, y = %d", eba, ubo,
732 new_state->src.x1 >> 16, new_state->src.y1 >> 16);
733 break;
734 case DRM_FORMAT_RGB565_A8:
735 case DRM_FORMAT_BGR565_A8:
736 case DRM_FORMAT_RGB888_A8:
737 case DRM_FORMAT_BGR888_A8:
738 case DRM_FORMAT_RGBX8888_A8:
739 case DRM_FORMAT_BGRX8888_A8:
740 alpha_eba = drm_plane_state_to_eba(new_state, 1);
741 num_bursts = 0;
742
743 dev_dbg(ipu_plane->base.dev->dev, "phys = %lu %lu, x = %d, y = %d",
744 eba, alpha_eba, new_state->src.x1 >> 16,
745 new_state->src.y1 >> 16);
746
747 ipu_cpmem_set_burstsize(ipu_plane->ipu_ch, 16);
748
749 ipu_cpmem_zero(ipu_plane->alpha_ch);
750 ipu_cpmem_set_resolution(ipu_plane->alpha_ch, width,
751 drm_rect_height(&new_state->src) >> 16);
752 ipu_cpmem_set_format_passthrough(ipu_plane->alpha_ch, 8);
753 ipu_cpmem_set_high_priority(ipu_plane->alpha_ch);
754 ipu_idmac_set_double_buffer(ipu_plane->alpha_ch, 1);
755 ipu_cpmem_set_stride(ipu_plane->alpha_ch, fb->pitches[1]);
756 ipu_cpmem_set_burstsize(ipu_plane->alpha_ch, 16);
757 ipu_cpmem_set_buffer(ipu_plane->alpha_ch, 0, alpha_eba);
758 ipu_cpmem_set_buffer(ipu_plane->alpha_ch, 1, alpha_eba);
759 break;
760 default:
761 dev_dbg(ipu_plane->base.dev->dev, "phys = %lu, x = %d, y = %d",
762 eba, new_state->src.x1 >> 16, new_state->src.y1 >> 16);
763 break;
764 }
765 ipu_cpmem_set_buffer(ipu_plane->ipu_ch, 0, eba);
766 ipu_cpmem_set_buffer(ipu_plane->ipu_ch, 1, eba);
767 ipu_idmac_lock_enable(ipu_plane->ipu_ch, num_bursts);
768 ipu_plane_enable(ipu_plane);
769}
770
771static const struct drm_plane_helper_funcs ipu_plane_helper_funcs = {
772 .atomic_check = ipu_plane_atomic_check,
773 .atomic_disable = ipu_plane_atomic_disable,
774 .atomic_update = ipu_plane_atomic_update,
775};
776
777bool ipu_plane_atomic_update_pending(struct drm_plane *plane)
778{
779 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
780 struct drm_plane_state *state = plane->state;
781 struct ipu_plane_state *ipu_state = to_ipu_plane_state(state);
782
783 /* disabled crtcs must not block the update */
784 if (!state->crtc)
785 return false;
786
787 if (ipu_state->use_pre)
788 return ipu_prg_channel_configure_pending(ipu_plane->ipu_ch);
789
790 /*
791 * Pretend no update is pending in the non-PRE/PRG case. For this to
792 * happen, an atomic update would have to be deferred until after the
793 * start of the next frame and simultaneously interrupt latency would
794 * have to be high enough to let the atomic update finish and issue an
795 * event before the previous end of frame interrupt handler can be
796 * executed.
797 */
798 return false;
799}
800int ipu_planes_assign_pre(struct drm_device *dev,
801 struct drm_atomic_state *state)
802{
803 struct drm_crtc_state *old_crtc_state, *crtc_state;
804 struct drm_plane_state *plane_state;
805 struct ipu_plane_state *ipu_state;
806 struct ipu_plane *ipu_plane;
807 struct drm_plane *plane;
808 struct drm_crtc *crtc;
809 int available_pres = ipu_prg_max_active_channels();
810 int ret, i;
811
812 for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, crtc_state, i) {
813 ret = drm_atomic_add_affected_planes(state, crtc);
814 if (ret)
815 return ret;
816 }
817
818 /*
819 * We are going over the planes in 2 passes: first we assign PREs to
820 * planes with a tiling modifier, which need the PREs to resolve into
821 * linear. Any failure to assign a PRE there is fatal. In the second
822 * pass we try to assign PREs to linear FBs, to improve memory access
823 * patterns for them. Failure at this point is non-fatal, as we can
824 * scan out linear FBs without a PRE.
825 */
826 for_each_new_plane_in_state(state, plane, plane_state, i) {
827 ipu_state = to_ipu_plane_state(plane_state);
828 ipu_plane = to_ipu_plane(plane);
829
830 if (!plane_state->fb) {
831 ipu_state->use_pre = false;
832 continue;
833 }
834
835 if (!(plane_state->fb->flags & DRM_MODE_FB_MODIFIERS) ||
836 plane_state->fb->modifier == DRM_FORMAT_MOD_LINEAR)
837 continue;
838
839 if (!ipu_prg_present(ipu_plane->ipu) || !available_pres)
840 return -EINVAL;
841
842 if (!ipu_prg_format_supported(ipu_plane->ipu,
843 plane_state->fb->format->format,
844 plane_state->fb->modifier))
845 return -EINVAL;
846
847 ipu_state->use_pre = true;
848 available_pres--;
849 }
850
851 for_each_new_plane_in_state(state, plane, plane_state, i) {
852 ipu_state = to_ipu_plane_state(plane_state);
853 ipu_plane = to_ipu_plane(plane);
854
855 if (!plane_state->fb) {
856 ipu_state->use_pre = false;
857 continue;
858 }
859
860 if ((plane_state->fb->flags & DRM_MODE_FB_MODIFIERS) &&
861 plane_state->fb->modifier != DRM_FORMAT_MOD_LINEAR)
862 continue;
863
864 /* make sure that modifier is initialized */
865 plane_state->fb->modifier = DRM_FORMAT_MOD_LINEAR;
866
867 if (ipu_prg_present(ipu_plane->ipu) && available_pres &&
868 ipu_prg_format_supported(ipu_plane->ipu,
869 plane_state->fb->format->format,
870 plane_state->fb->modifier)) {
871 ipu_state->use_pre = true;
872 available_pres--;
873 } else {
874 ipu_state->use_pre = false;
875 }
876 }
877
878 return 0;
879}
880
881struct ipu_plane *ipu_plane_init(struct drm_device *dev, struct ipu_soc *ipu,
882 int dma, int dp, unsigned int possible_crtcs,
883 enum drm_plane_type type)
884{
885 struct ipu_plane *ipu_plane;
886 const uint64_t *modifiers = ipu_format_modifiers;
887 unsigned int zpos = (type == DRM_PLANE_TYPE_PRIMARY) ? 0 : 1;
888 unsigned int format_count;
889 const uint32_t *formats;
890 int ret;
891
892 DRM_DEBUG_KMS("channel %d, dp flow %d, possible_crtcs=0x%x\n",
893 dma, dp, possible_crtcs);
894
895 if (dp == IPU_DP_FLOW_SYNC_BG || dp == IPU_DP_FLOW_SYNC_FG) {
896 formats = ipu_plane_all_formats;
897 format_count = ARRAY_SIZE(ipu_plane_all_formats);
898 } else {
899 formats = ipu_plane_rgb_formats;
900 format_count = ARRAY_SIZE(ipu_plane_rgb_formats);
901 }
902
903 if (ipu_prg_present(ipu))
904 modifiers = pre_format_modifiers;
905
906 ipu_plane = drmm_universal_plane_alloc(dev, struct ipu_plane, base,
907 possible_crtcs, &ipu_plane_funcs,
908 formats, format_count, modifiers,
909 type, NULL);
910 if (IS_ERR(ipu_plane)) {
911 DRM_ERROR("failed to allocate and initialize %s plane\n",
912 zpos ? "overlay" : "primary");
913 return ipu_plane;
914 }
915
916 ipu_plane->ipu = ipu;
917 ipu_plane->dma = dma;
918 ipu_plane->dp_flow = dp;
919
920 drm_plane_helper_add(&ipu_plane->base, &ipu_plane_helper_funcs);
921
922 if (dp == IPU_DP_FLOW_SYNC_BG || dp == IPU_DP_FLOW_SYNC_FG)
923 ret = drm_plane_create_zpos_property(&ipu_plane->base, zpos, 0,
924 1);
925 else
926 ret = drm_plane_create_zpos_immutable_property(&ipu_plane->base,
927 0);
928 if (ret)
929 return ERR_PTR(ret);
930
931 ret = drm_plane_create_color_properties(&ipu_plane->base,
932 BIT(DRM_COLOR_YCBCR_BT601) |
933 BIT(DRM_COLOR_YCBCR_BT709),
934 BIT(DRM_COLOR_YCBCR_LIMITED_RANGE),
935 DRM_COLOR_YCBCR_BT601,
936 DRM_COLOR_YCBCR_LIMITED_RANGE);
937 if (ret)
938 return ERR_PTR(ret);
939
940 ret = ipu_plane_get_resources(dev, ipu_plane);
941 if (ret) {
942 DRM_ERROR("failed to get %s plane resources: %pe\n",
943 zpos ? "overlay" : "primary", &ret);
944 return ERR_PTR(ret);
945 }
946
947 return ipu_plane;
948}
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * i.MX IPUv3 DP Overlay Planes
4 *
5 * Copyright (C) 2013 Philipp Zabel, Pengutronix
6 */
7
8#include <drm/drm_atomic.h>
9#include <drm/drm_atomic_helper.h>
10#include <drm/drm_fb_cma_helper.h>
11#include <drm/drm_fourcc.h>
12#include <drm/drm_gem_cma_helper.h>
13#include <drm/drm_gem_framebuffer_helper.h>
14#include <drm/drm_plane_helper.h>
15
16#include <video/imx-ipu-v3.h>
17
18#include "imx-drm.h"
19#include "ipuv3-plane.h"
20
21struct ipu_plane_state {
22 struct drm_plane_state base;
23 bool use_pre;
24};
25
26static inline struct ipu_plane_state *
27to_ipu_plane_state(struct drm_plane_state *p)
28{
29 return container_of(p, struct ipu_plane_state, base);
30}
31
32static inline struct ipu_plane *to_ipu_plane(struct drm_plane *p)
33{
34 return container_of(p, struct ipu_plane, base);
35}
36
37static const uint32_t ipu_plane_formats[] = {
38 DRM_FORMAT_ARGB1555,
39 DRM_FORMAT_XRGB1555,
40 DRM_FORMAT_ABGR1555,
41 DRM_FORMAT_XBGR1555,
42 DRM_FORMAT_RGBA5551,
43 DRM_FORMAT_BGRA5551,
44 DRM_FORMAT_ARGB4444,
45 DRM_FORMAT_ARGB8888,
46 DRM_FORMAT_XRGB8888,
47 DRM_FORMAT_ABGR8888,
48 DRM_FORMAT_XBGR8888,
49 DRM_FORMAT_RGBA8888,
50 DRM_FORMAT_RGBX8888,
51 DRM_FORMAT_BGRA8888,
52 DRM_FORMAT_BGRX8888,
53 DRM_FORMAT_UYVY,
54 DRM_FORMAT_VYUY,
55 DRM_FORMAT_YUYV,
56 DRM_FORMAT_YVYU,
57 DRM_FORMAT_YUV420,
58 DRM_FORMAT_YVU420,
59 DRM_FORMAT_YUV422,
60 DRM_FORMAT_YVU422,
61 DRM_FORMAT_YUV444,
62 DRM_FORMAT_YVU444,
63 DRM_FORMAT_NV12,
64 DRM_FORMAT_NV16,
65 DRM_FORMAT_RGB565,
66 DRM_FORMAT_RGB565_A8,
67 DRM_FORMAT_BGR565_A8,
68 DRM_FORMAT_RGB888_A8,
69 DRM_FORMAT_BGR888_A8,
70 DRM_FORMAT_RGBX8888_A8,
71 DRM_FORMAT_BGRX8888_A8,
72};
73
74static const uint64_t ipu_format_modifiers[] = {
75 DRM_FORMAT_MOD_LINEAR,
76 DRM_FORMAT_MOD_INVALID
77};
78
79static const uint64_t pre_format_modifiers[] = {
80 DRM_FORMAT_MOD_LINEAR,
81 DRM_FORMAT_MOD_VIVANTE_TILED,
82 DRM_FORMAT_MOD_VIVANTE_SUPER_TILED,
83 DRM_FORMAT_MOD_INVALID
84};
85
86int ipu_plane_irq(struct ipu_plane *ipu_plane)
87{
88 return ipu_idmac_channel_irq(ipu_plane->ipu, ipu_plane->ipu_ch,
89 IPU_IRQ_EOF);
90}
91
92static inline unsigned long
93drm_plane_state_to_eba(struct drm_plane_state *state, int plane)
94{
95 struct drm_framebuffer *fb = state->fb;
96 struct drm_gem_cma_object *cma_obj;
97 int x = state->src.x1 >> 16;
98 int y = state->src.y1 >> 16;
99
100 cma_obj = drm_fb_cma_get_gem_obj(fb, plane);
101 BUG_ON(!cma_obj);
102
103 return cma_obj->paddr + fb->offsets[plane] + fb->pitches[plane] * y +
104 fb->format->cpp[plane] * x;
105}
106
107static inline unsigned long
108drm_plane_state_to_ubo(struct drm_plane_state *state)
109{
110 struct drm_framebuffer *fb = state->fb;
111 struct drm_gem_cma_object *cma_obj;
112 unsigned long eba = drm_plane_state_to_eba(state, 0);
113 int x = state->src.x1 >> 16;
114 int y = state->src.y1 >> 16;
115
116 cma_obj = drm_fb_cma_get_gem_obj(fb, 1);
117 BUG_ON(!cma_obj);
118
119 x /= fb->format->hsub;
120 y /= fb->format->vsub;
121
122 return cma_obj->paddr + fb->offsets[1] + fb->pitches[1] * y +
123 fb->format->cpp[1] * x - eba;
124}
125
126static inline unsigned long
127drm_plane_state_to_vbo(struct drm_plane_state *state)
128{
129 struct drm_framebuffer *fb = state->fb;
130 struct drm_gem_cma_object *cma_obj;
131 unsigned long eba = drm_plane_state_to_eba(state, 0);
132 int x = state->src.x1 >> 16;
133 int y = state->src.y1 >> 16;
134
135 cma_obj = drm_fb_cma_get_gem_obj(fb, 2);
136 BUG_ON(!cma_obj);
137
138 x /= fb->format->hsub;
139 y /= fb->format->vsub;
140
141 return cma_obj->paddr + fb->offsets[2] + fb->pitches[2] * y +
142 fb->format->cpp[2] * x - eba;
143}
144
145void ipu_plane_put_resources(struct ipu_plane *ipu_plane)
146{
147 if (!IS_ERR_OR_NULL(ipu_plane->dp))
148 ipu_dp_put(ipu_plane->dp);
149 if (!IS_ERR_OR_NULL(ipu_plane->dmfc))
150 ipu_dmfc_put(ipu_plane->dmfc);
151 if (!IS_ERR_OR_NULL(ipu_plane->ipu_ch))
152 ipu_idmac_put(ipu_plane->ipu_ch);
153 if (!IS_ERR_OR_NULL(ipu_plane->alpha_ch))
154 ipu_idmac_put(ipu_plane->alpha_ch);
155}
156
157int ipu_plane_get_resources(struct ipu_plane *ipu_plane)
158{
159 int ret;
160 int alpha_ch;
161
162 ipu_plane->ipu_ch = ipu_idmac_get(ipu_plane->ipu, ipu_plane->dma);
163 if (IS_ERR(ipu_plane->ipu_ch)) {
164 ret = PTR_ERR(ipu_plane->ipu_ch);
165 DRM_ERROR("failed to get idmac channel: %d\n", ret);
166 return ret;
167 }
168
169 alpha_ch = ipu_channel_alpha_channel(ipu_plane->dma);
170 if (alpha_ch >= 0) {
171 ipu_plane->alpha_ch = ipu_idmac_get(ipu_plane->ipu, alpha_ch);
172 if (IS_ERR(ipu_plane->alpha_ch)) {
173 ret = PTR_ERR(ipu_plane->alpha_ch);
174 DRM_ERROR("failed to get alpha idmac channel %d: %d\n",
175 alpha_ch, ret);
176 return ret;
177 }
178 }
179
180 ipu_plane->dmfc = ipu_dmfc_get(ipu_plane->ipu, ipu_plane->dma);
181 if (IS_ERR(ipu_plane->dmfc)) {
182 ret = PTR_ERR(ipu_plane->dmfc);
183 DRM_ERROR("failed to get dmfc: ret %d\n", ret);
184 goto err_out;
185 }
186
187 if (ipu_plane->dp_flow >= 0) {
188 ipu_plane->dp = ipu_dp_get(ipu_plane->ipu, ipu_plane->dp_flow);
189 if (IS_ERR(ipu_plane->dp)) {
190 ret = PTR_ERR(ipu_plane->dp);
191 DRM_ERROR("failed to get dp flow: %d\n", ret);
192 goto err_out;
193 }
194 }
195
196 return 0;
197err_out:
198 ipu_plane_put_resources(ipu_plane);
199
200 return ret;
201}
202
203static bool ipu_plane_separate_alpha(struct ipu_plane *ipu_plane)
204{
205 switch (ipu_plane->base.state->fb->format->format) {
206 case DRM_FORMAT_RGB565_A8:
207 case DRM_FORMAT_BGR565_A8:
208 case DRM_FORMAT_RGB888_A8:
209 case DRM_FORMAT_BGR888_A8:
210 case DRM_FORMAT_RGBX8888_A8:
211 case DRM_FORMAT_BGRX8888_A8:
212 return true;
213 default:
214 return false;
215 }
216}
217
218static void ipu_plane_enable(struct ipu_plane *ipu_plane)
219{
220 if (ipu_plane->dp)
221 ipu_dp_enable(ipu_plane->ipu);
222 ipu_dmfc_enable_channel(ipu_plane->dmfc);
223 ipu_idmac_enable_channel(ipu_plane->ipu_ch);
224 if (ipu_plane_separate_alpha(ipu_plane))
225 ipu_idmac_enable_channel(ipu_plane->alpha_ch);
226 if (ipu_plane->dp)
227 ipu_dp_enable_channel(ipu_plane->dp);
228}
229
230void ipu_plane_disable(struct ipu_plane *ipu_plane, bool disable_dp_channel)
231{
232 int ret;
233
234 DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__);
235
236 ret = ipu_idmac_wait_busy(ipu_plane->ipu_ch, 50);
237 if (ret == -ETIMEDOUT) {
238 DRM_ERROR("[PLANE:%d] IDMAC timeout\n",
239 ipu_plane->base.base.id);
240 }
241
242 if (ipu_plane->dp && disable_dp_channel)
243 ipu_dp_disable_channel(ipu_plane->dp, false);
244 ipu_idmac_disable_channel(ipu_plane->ipu_ch);
245 if (ipu_plane->alpha_ch)
246 ipu_idmac_disable_channel(ipu_plane->alpha_ch);
247 ipu_dmfc_disable_channel(ipu_plane->dmfc);
248 if (ipu_plane->dp)
249 ipu_dp_disable(ipu_plane->ipu);
250 if (ipu_prg_present(ipu_plane->ipu))
251 ipu_prg_channel_disable(ipu_plane->ipu_ch);
252}
253
254void ipu_plane_disable_deferred(struct drm_plane *plane)
255{
256 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
257
258 if (ipu_plane->disabling) {
259 ipu_plane->disabling = false;
260 ipu_plane_disable(ipu_plane, false);
261 }
262}
263EXPORT_SYMBOL_GPL(ipu_plane_disable_deferred);
264
265static void ipu_plane_destroy(struct drm_plane *plane)
266{
267 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
268
269 DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__);
270
271 drm_plane_cleanup(plane);
272 kfree(ipu_plane);
273}
274
275static void ipu_plane_state_reset(struct drm_plane *plane)
276{
277 unsigned int zpos = (plane->type == DRM_PLANE_TYPE_PRIMARY) ? 0 : 1;
278 struct ipu_plane_state *ipu_state;
279
280 if (plane->state) {
281 ipu_state = to_ipu_plane_state(plane->state);
282 __drm_atomic_helper_plane_destroy_state(plane->state);
283 kfree(ipu_state);
284 plane->state = NULL;
285 }
286
287 ipu_state = kzalloc(sizeof(*ipu_state), GFP_KERNEL);
288
289 if (ipu_state) {
290 __drm_atomic_helper_plane_reset(plane, &ipu_state->base);
291 ipu_state->base.zpos = zpos;
292 ipu_state->base.normalized_zpos = zpos;
293 }
294}
295
296static struct drm_plane_state *
297ipu_plane_duplicate_state(struct drm_plane *plane)
298{
299 struct ipu_plane_state *state;
300
301 if (WARN_ON(!plane->state))
302 return NULL;
303
304 state = kmalloc(sizeof(*state), GFP_KERNEL);
305 if (state)
306 __drm_atomic_helper_plane_duplicate_state(plane, &state->base);
307
308 return &state->base;
309}
310
311static void ipu_plane_destroy_state(struct drm_plane *plane,
312 struct drm_plane_state *state)
313{
314 struct ipu_plane_state *ipu_state = to_ipu_plane_state(state);
315
316 __drm_atomic_helper_plane_destroy_state(state);
317 kfree(ipu_state);
318}
319
320static bool ipu_plane_format_mod_supported(struct drm_plane *plane,
321 uint32_t format, uint64_t modifier)
322{
323 struct ipu_soc *ipu = to_ipu_plane(plane)->ipu;
324
325 /* linear is supported for all planes and formats */
326 if (modifier == DRM_FORMAT_MOD_LINEAR)
327 return true;
328
329 /* without a PRG there are no supported modifiers */
330 if (!ipu_prg_present(ipu))
331 return false;
332
333 return ipu_prg_format_supported(ipu, format, modifier);
334}
335
336static const struct drm_plane_funcs ipu_plane_funcs = {
337 .update_plane = drm_atomic_helper_update_plane,
338 .disable_plane = drm_atomic_helper_disable_plane,
339 .destroy = ipu_plane_destroy,
340 .reset = ipu_plane_state_reset,
341 .atomic_duplicate_state = ipu_plane_duplicate_state,
342 .atomic_destroy_state = ipu_plane_destroy_state,
343 .format_mod_supported = ipu_plane_format_mod_supported,
344};
345
346static int ipu_plane_atomic_check(struct drm_plane *plane,
347 struct drm_plane_state *state)
348{
349 struct drm_plane_state *old_state = plane->state;
350 struct drm_crtc_state *crtc_state;
351 struct device *dev = plane->dev->dev;
352 struct drm_framebuffer *fb = state->fb;
353 struct drm_framebuffer *old_fb = old_state->fb;
354 unsigned long eba, ubo, vbo, old_ubo, old_vbo, alpha_eba;
355 bool can_position = (plane->type == DRM_PLANE_TYPE_OVERLAY);
356 int ret;
357
358 /* Ok to disable */
359 if (!fb)
360 return 0;
361
362 if (WARN_ON(!state->crtc))
363 return -EINVAL;
364
365 crtc_state =
366 drm_atomic_get_existing_crtc_state(state->state, state->crtc);
367 if (WARN_ON(!crtc_state))
368 return -EINVAL;
369
370 ret = drm_atomic_helper_check_plane_state(state, crtc_state,
371 DRM_PLANE_HELPER_NO_SCALING,
372 DRM_PLANE_HELPER_NO_SCALING,
373 can_position, true);
374 if (ret)
375 return ret;
376
377 /* nothing to check when disabling or disabled */
378 if (!crtc_state->enable)
379 return 0;
380
381 switch (plane->type) {
382 case DRM_PLANE_TYPE_PRIMARY:
383 /* full plane minimum width is 13 pixels */
384 if (drm_rect_width(&state->dst) < 13)
385 return -EINVAL;
386 break;
387 case DRM_PLANE_TYPE_OVERLAY:
388 break;
389 default:
390 dev_warn(dev, "Unsupported plane type %d\n", plane->type);
391 return -EINVAL;
392 }
393
394 if (drm_rect_height(&state->dst) < 2)
395 return -EINVAL;
396
397 /*
398 * We support resizing active plane or changing its format by
399 * forcing CRTC mode change in plane's ->atomic_check callback
400 * and disabling all affected active planes in CRTC's ->atomic_disable
401 * callback. The planes will be reenabled in plane's ->atomic_update
402 * callback.
403 */
404 if (old_fb &&
405 (drm_rect_width(&state->dst) != drm_rect_width(&old_state->dst) ||
406 drm_rect_height(&state->dst) != drm_rect_height(&old_state->dst) ||
407 fb->format != old_fb->format))
408 crtc_state->mode_changed = true;
409
410 eba = drm_plane_state_to_eba(state, 0);
411
412 if (eba & 0x7)
413 return -EINVAL;
414
415 if (fb->pitches[0] < 1 || fb->pitches[0] > 16384)
416 return -EINVAL;
417
418 if (old_fb && fb->pitches[0] != old_fb->pitches[0])
419 crtc_state->mode_changed = true;
420
421 switch (fb->format->format) {
422 case DRM_FORMAT_YUV420:
423 case DRM_FORMAT_YVU420:
424 case DRM_FORMAT_YUV422:
425 case DRM_FORMAT_YVU422:
426 case DRM_FORMAT_YUV444:
427 case DRM_FORMAT_YVU444:
428 /*
429 * Multiplanar formats have to meet the following restrictions:
430 * - The (up to) three plane addresses are EBA, EBA+UBO, EBA+VBO
431 * - EBA, UBO and VBO are a multiple of 8
432 * - UBO and VBO are unsigned and not larger than 0xfffff8
433 * - Only EBA may be changed while scanout is active
434 * - The strides of U and V planes must be identical.
435 */
436 vbo = drm_plane_state_to_vbo(state);
437
438 if (vbo & 0x7 || vbo > 0xfffff8)
439 return -EINVAL;
440
441 if (old_fb && (fb->format == old_fb->format)) {
442 old_vbo = drm_plane_state_to_vbo(old_state);
443 if (vbo != old_vbo)
444 crtc_state->mode_changed = true;
445 }
446
447 if (fb->pitches[1] != fb->pitches[2])
448 return -EINVAL;
449
450 fallthrough;
451 case DRM_FORMAT_NV12:
452 case DRM_FORMAT_NV16:
453 ubo = drm_plane_state_to_ubo(state);
454
455 if (ubo & 0x7 || ubo > 0xfffff8)
456 return -EINVAL;
457
458 if (old_fb && (fb->format == old_fb->format)) {
459 old_ubo = drm_plane_state_to_ubo(old_state);
460 if (ubo != old_ubo)
461 crtc_state->mode_changed = true;
462 }
463
464 if (fb->pitches[1] < 1 || fb->pitches[1] > 16384)
465 return -EINVAL;
466
467 if (old_fb && old_fb->pitches[1] != fb->pitches[1])
468 crtc_state->mode_changed = true;
469
470 /*
471 * The x/y offsets must be even in case of horizontal/vertical
472 * chroma subsampling.
473 */
474 if (((state->src.x1 >> 16) & (fb->format->hsub - 1)) ||
475 ((state->src.y1 >> 16) & (fb->format->vsub - 1)))
476 return -EINVAL;
477 break;
478 case DRM_FORMAT_RGB565_A8:
479 case DRM_FORMAT_BGR565_A8:
480 case DRM_FORMAT_RGB888_A8:
481 case DRM_FORMAT_BGR888_A8:
482 case DRM_FORMAT_RGBX8888_A8:
483 case DRM_FORMAT_BGRX8888_A8:
484 alpha_eba = drm_plane_state_to_eba(state, 1);
485 if (alpha_eba & 0x7)
486 return -EINVAL;
487
488 if (fb->pitches[1] < 1 || fb->pitches[1] > 16384)
489 return -EINVAL;
490
491 if (old_fb && old_fb->pitches[1] != fb->pitches[1])
492 crtc_state->mode_changed = true;
493 break;
494 }
495
496 return 0;
497}
498
499static void ipu_plane_atomic_disable(struct drm_plane *plane,
500 struct drm_plane_state *old_state)
501{
502 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
503
504 if (ipu_plane->dp)
505 ipu_dp_disable_channel(ipu_plane->dp, true);
506 ipu_plane->disabling = true;
507}
508
509static int ipu_chan_assign_axi_id(int ipu_chan)
510{
511 switch (ipu_chan) {
512 case IPUV3_CHANNEL_MEM_BG_SYNC:
513 return 1;
514 case IPUV3_CHANNEL_MEM_FG_SYNC:
515 return 2;
516 case IPUV3_CHANNEL_MEM_DC_SYNC:
517 return 3;
518 default:
519 return 0;
520 }
521}
522
523static void ipu_calculate_bursts(u32 width, u32 cpp, u32 stride,
524 u8 *burstsize, u8 *num_bursts)
525{
526 const unsigned int width_bytes = width * cpp;
527 unsigned int npb, bursts;
528
529 /* Maximum number of pixels per burst without overshooting stride */
530 for (npb = 64 / cpp; npb > 0; --npb) {
531 if (round_up(width_bytes, npb * cpp) <= stride)
532 break;
533 }
534 *burstsize = npb;
535
536 /* Maximum number of consecutive bursts without overshooting stride */
537 for (bursts = 8; bursts > 1; bursts /= 2) {
538 if (round_up(width_bytes, npb * cpp * bursts) <= stride)
539 break;
540 }
541 *num_bursts = bursts;
542}
543
544static void ipu_plane_atomic_update(struct drm_plane *plane,
545 struct drm_plane_state *old_state)
546{
547 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
548 struct drm_plane_state *state = plane->state;
549 struct ipu_plane_state *ipu_state = to_ipu_plane_state(state);
550 struct drm_crtc_state *crtc_state = state->crtc->state;
551 struct drm_framebuffer *fb = state->fb;
552 struct drm_rect *dst = &state->dst;
553 unsigned long eba, ubo, vbo;
554 unsigned long alpha_eba = 0;
555 enum ipu_color_space ics;
556 unsigned int axi_id = 0;
557 const struct drm_format_info *info;
558 u8 burstsize, num_bursts;
559 u32 width, height;
560 int active;
561
562 if (ipu_plane->dp_flow == IPU_DP_FLOW_SYNC_FG)
563 ipu_dp_set_window_pos(ipu_plane->dp, dst->x1, dst->y1);
564
565 switch (ipu_plane->dp_flow) {
566 case IPU_DP_FLOW_SYNC_BG:
567 if (state->normalized_zpos == 1) {
568 ipu_dp_set_global_alpha(ipu_plane->dp,
569 !fb->format->has_alpha, 0xff,
570 true);
571 } else {
572 ipu_dp_set_global_alpha(ipu_plane->dp, true, 0, true);
573 }
574 break;
575 case IPU_DP_FLOW_SYNC_FG:
576 if (state->normalized_zpos == 1) {
577 ipu_dp_set_global_alpha(ipu_plane->dp,
578 !fb->format->has_alpha, 0xff,
579 false);
580 }
581 break;
582 }
583
584 eba = drm_plane_state_to_eba(state, 0);
585
586 /*
587 * Configure PRG channel and attached PRE, this changes the EBA to an
588 * internal SRAM location.
589 */
590 if (ipu_state->use_pre) {
591 axi_id = ipu_chan_assign_axi_id(ipu_plane->dma);
592 ipu_prg_channel_configure(ipu_plane->ipu_ch, axi_id,
593 drm_rect_width(&state->src) >> 16,
594 drm_rect_height(&state->src) >> 16,
595 fb->pitches[0], fb->format->format,
596 fb->modifier, &eba);
597 }
598
599 if (old_state->fb && !drm_atomic_crtc_needs_modeset(crtc_state)) {
600 /* nothing to do if PRE is used */
601 if (ipu_state->use_pre)
602 return;
603 active = ipu_idmac_get_current_buffer(ipu_plane->ipu_ch);
604 ipu_cpmem_set_buffer(ipu_plane->ipu_ch, !active, eba);
605 ipu_idmac_select_buffer(ipu_plane->ipu_ch, !active);
606 if (ipu_plane_separate_alpha(ipu_plane)) {
607 active = ipu_idmac_get_current_buffer(ipu_plane->alpha_ch);
608 ipu_cpmem_set_buffer(ipu_plane->alpha_ch, !active,
609 alpha_eba);
610 ipu_idmac_select_buffer(ipu_plane->alpha_ch, !active);
611 }
612 return;
613 }
614
615 ics = ipu_drm_fourcc_to_colorspace(fb->format->format);
616 switch (ipu_plane->dp_flow) {
617 case IPU_DP_FLOW_SYNC_BG:
618 ipu_dp_setup_channel(ipu_plane->dp, ics, IPUV3_COLORSPACE_RGB);
619 break;
620 case IPU_DP_FLOW_SYNC_FG:
621 ipu_dp_setup_channel(ipu_plane->dp, ics,
622 IPUV3_COLORSPACE_UNKNOWN);
623 break;
624 }
625
626 ipu_dmfc_config_wait4eot(ipu_plane->dmfc, drm_rect_width(dst));
627
628 width = drm_rect_width(&state->src) >> 16;
629 height = drm_rect_height(&state->src) >> 16;
630 info = drm_format_info(fb->format->format);
631 ipu_calculate_bursts(width, info->cpp[0], fb->pitches[0],
632 &burstsize, &num_bursts);
633
634 ipu_cpmem_zero(ipu_plane->ipu_ch);
635 ipu_cpmem_set_resolution(ipu_plane->ipu_ch, width, height);
636 ipu_cpmem_set_fmt(ipu_plane->ipu_ch, fb->format->format);
637 ipu_cpmem_set_burstsize(ipu_plane->ipu_ch, burstsize);
638 ipu_cpmem_set_high_priority(ipu_plane->ipu_ch);
639 ipu_idmac_enable_watermark(ipu_plane->ipu_ch, true);
640 ipu_idmac_set_double_buffer(ipu_plane->ipu_ch, 1);
641 ipu_cpmem_set_stride(ipu_plane->ipu_ch, fb->pitches[0]);
642 ipu_cpmem_set_axi_id(ipu_plane->ipu_ch, axi_id);
643
644 switch (fb->format->format) {
645 case DRM_FORMAT_YUV420:
646 case DRM_FORMAT_YVU420:
647 case DRM_FORMAT_YUV422:
648 case DRM_FORMAT_YVU422:
649 case DRM_FORMAT_YUV444:
650 case DRM_FORMAT_YVU444:
651 ubo = drm_plane_state_to_ubo(state);
652 vbo = drm_plane_state_to_vbo(state);
653 if (fb->format->format == DRM_FORMAT_YVU420 ||
654 fb->format->format == DRM_FORMAT_YVU422 ||
655 fb->format->format == DRM_FORMAT_YVU444)
656 swap(ubo, vbo);
657
658 ipu_cpmem_set_yuv_planar_full(ipu_plane->ipu_ch,
659 fb->pitches[1], ubo, vbo);
660
661 dev_dbg(ipu_plane->base.dev->dev,
662 "phy = %lu %lu %lu, x = %d, y = %d", eba, ubo, vbo,
663 state->src.x1 >> 16, state->src.y1 >> 16);
664 break;
665 case DRM_FORMAT_NV12:
666 case DRM_FORMAT_NV16:
667 ubo = drm_plane_state_to_ubo(state);
668
669 ipu_cpmem_set_yuv_planar_full(ipu_plane->ipu_ch,
670 fb->pitches[1], ubo, ubo);
671
672 dev_dbg(ipu_plane->base.dev->dev,
673 "phy = %lu %lu, x = %d, y = %d", eba, ubo,
674 state->src.x1 >> 16, state->src.y1 >> 16);
675 break;
676 case DRM_FORMAT_RGB565_A8:
677 case DRM_FORMAT_BGR565_A8:
678 case DRM_FORMAT_RGB888_A8:
679 case DRM_FORMAT_BGR888_A8:
680 case DRM_FORMAT_RGBX8888_A8:
681 case DRM_FORMAT_BGRX8888_A8:
682 alpha_eba = drm_plane_state_to_eba(state, 1);
683 num_bursts = 0;
684
685 dev_dbg(ipu_plane->base.dev->dev, "phys = %lu %lu, x = %d, y = %d",
686 eba, alpha_eba, state->src.x1 >> 16, state->src.y1 >> 16);
687
688 ipu_cpmem_set_burstsize(ipu_plane->ipu_ch, 16);
689
690 ipu_cpmem_zero(ipu_plane->alpha_ch);
691 ipu_cpmem_set_resolution(ipu_plane->alpha_ch,
692 drm_rect_width(&state->src) >> 16,
693 drm_rect_height(&state->src) >> 16);
694 ipu_cpmem_set_format_passthrough(ipu_plane->alpha_ch, 8);
695 ipu_cpmem_set_high_priority(ipu_plane->alpha_ch);
696 ipu_idmac_set_double_buffer(ipu_plane->alpha_ch, 1);
697 ipu_cpmem_set_stride(ipu_plane->alpha_ch, fb->pitches[1]);
698 ipu_cpmem_set_burstsize(ipu_plane->alpha_ch, 16);
699 ipu_cpmem_set_buffer(ipu_plane->alpha_ch, 0, alpha_eba);
700 ipu_cpmem_set_buffer(ipu_plane->alpha_ch, 1, alpha_eba);
701 break;
702 default:
703 dev_dbg(ipu_plane->base.dev->dev, "phys = %lu, x = %d, y = %d",
704 eba, state->src.x1 >> 16, state->src.y1 >> 16);
705 break;
706 }
707 ipu_cpmem_set_buffer(ipu_plane->ipu_ch, 0, eba);
708 ipu_cpmem_set_buffer(ipu_plane->ipu_ch, 1, eba);
709 ipu_idmac_lock_enable(ipu_plane->ipu_ch, num_bursts);
710 ipu_plane_enable(ipu_plane);
711}
712
713static const struct drm_plane_helper_funcs ipu_plane_helper_funcs = {
714 .prepare_fb = drm_gem_fb_prepare_fb,
715 .atomic_check = ipu_plane_atomic_check,
716 .atomic_disable = ipu_plane_atomic_disable,
717 .atomic_update = ipu_plane_atomic_update,
718};
719
720bool ipu_plane_atomic_update_pending(struct drm_plane *plane)
721{
722 struct ipu_plane *ipu_plane = to_ipu_plane(plane);
723 struct drm_plane_state *state = plane->state;
724 struct ipu_plane_state *ipu_state = to_ipu_plane_state(state);
725
726 /* disabled crtcs must not block the update */
727 if (!state->crtc)
728 return false;
729
730 if (ipu_state->use_pre)
731 return ipu_prg_channel_configure_pending(ipu_plane->ipu_ch);
732
733 /*
734 * Pretend no update is pending in the non-PRE/PRG case. For this to
735 * happen, an atomic update would have to be deferred until after the
736 * start of the next frame and simultaneously interrupt latency would
737 * have to be high enough to let the atomic update finish and issue an
738 * event before the previous end of frame interrupt handler can be
739 * executed.
740 */
741 return false;
742}
743int ipu_planes_assign_pre(struct drm_device *dev,
744 struct drm_atomic_state *state)
745{
746 struct drm_crtc_state *old_crtc_state, *crtc_state;
747 struct drm_plane_state *plane_state;
748 struct ipu_plane_state *ipu_state;
749 struct ipu_plane *ipu_plane;
750 struct drm_plane *plane;
751 struct drm_crtc *crtc;
752 int available_pres = ipu_prg_max_active_channels();
753 int ret, i;
754
755 for_each_oldnew_crtc_in_state(state, crtc, old_crtc_state, crtc_state, i) {
756 ret = drm_atomic_add_affected_planes(state, crtc);
757 if (ret)
758 return ret;
759 }
760
761 /*
762 * We are going over the planes in 2 passes: first we assign PREs to
763 * planes with a tiling modifier, which need the PREs to resolve into
764 * linear. Any failure to assign a PRE there is fatal. In the second
765 * pass we try to assign PREs to linear FBs, to improve memory access
766 * patterns for them. Failure at this point is non-fatal, as we can
767 * scan out linear FBs without a PRE.
768 */
769 for_each_new_plane_in_state(state, plane, plane_state, i) {
770 ipu_state = to_ipu_plane_state(plane_state);
771 ipu_plane = to_ipu_plane(plane);
772
773 if (!plane_state->fb) {
774 ipu_state->use_pre = false;
775 continue;
776 }
777
778 if (!(plane_state->fb->flags & DRM_MODE_FB_MODIFIERS) ||
779 plane_state->fb->modifier == DRM_FORMAT_MOD_LINEAR)
780 continue;
781
782 if (!ipu_prg_present(ipu_plane->ipu) || !available_pres)
783 return -EINVAL;
784
785 if (!ipu_prg_format_supported(ipu_plane->ipu,
786 plane_state->fb->format->format,
787 plane_state->fb->modifier))
788 return -EINVAL;
789
790 ipu_state->use_pre = true;
791 available_pres--;
792 }
793
794 for_each_new_plane_in_state(state, plane, plane_state, i) {
795 ipu_state = to_ipu_plane_state(plane_state);
796 ipu_plane = to_ipu_plane(plane);
797
798 if (!plane_state->fb) {
799 ipu_state->use_pre = false;
800 continue;
801 }
802
803 if ((plane_state->fb->flags & DRM_MODE_FB_MODIFIERS) &&
804 plane_state->fb->modifier != DRM_FORMAT_MOD_LINEAR)
805 continue;
806
807 /* make sure that modifier is initialized */
808 plane_state->fb->modifier = DRM_FORMAT_MOD_LINEAR;
809
810 if (ipu_prg_present(ipu_plane->ipu) && available_pres &&
811 ipu_prg_format_supported(ipu_plane->ipu,
812 plane_state->fb->format->format,
813 plane_state->fb->modifier)) {
814 ipu_state->use_pre = true;
815 available_pres--;
816 } else {
817 ipu_state->use_pre = false;
818 }
819 }
820
821 return 0;
822}
823EXPORT_SYMBOL_GPL(ipu_planes_assign_pre);
824
825struct ipu_plane *ipu_plane_init(struct drm_device *dev, struct ipu_soc *ipu,
826 int dma, int dp, unsigned int possible_crtcs,
827 enum drm_plane_type type)
828{
829 struct ipu_plane *ipu_plane;
830 const uint64_t *modifiers = ipu_format_modifiers;
831 unsigned int zpos = (type == DRM_PLANE_TYPE_PRIMARY) ? 0 : 1;
832 int ret;
833
834 DRM_DEBUG_KMS("channel %d, dp flow %d, possible_crtcs=0x%x\n",
835 dma, dp, possible_crtcs);
836
837 ipu_plane = kzalloc(sizeof(*ipu_plane), GFP_KERNEL);
838 if (!ipu_plane) {
839 DRM_ERROR("failed to allocate plane\n");
840 return ERR_PTR(-ENOMEM);
841 }
842
843 ipu_plane->ipu = ipu;
844 ipu_plane->dma = dma;
845 ipu_plane->dp_flow = dp;
846
847 if (ipu_prg_present(ipu))
848 modifiers = pre_format_modifiers;
849
850 ret = drm_universal_plane_init(dev, &ipu_plane->base, possible_crtcs,
851 &ipu_plane_funcs, ipu_plane_formats,
852 ARRAY_SIZE(ipu_plane_formats),
853 modifiers, type, NULL);
854 if (ret) {
855 DRM_ERROR("failed to initialize plane\n");
856 kfree(ipu_plane);
857 return ERR_PTR(ret);
858 }
859
860 drm_plane_helper_add(&ipu_plane->base, &ipu_plane_helper_funcs);
861
862 if (dp == IPU_DP_FLOW_SYNC_BG || dp == IPU_DP_FLOW_SYNC_FG)
863 drm_plane_create_zpos_property(&ipu_plane->base, zpos, 0, 1);
864 else
865 drm_plane_create_zpos_immutable_property(&ipu_plane->base, 0);
866
867 return ipu_plane;
868}