Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Tegra host1x Channel
4 *
5 * Copyright (c) 2010-2013, NVIDIA Corporation.
6 */
7
8#include <linux/host1x.h>
9#include <linux/iommu.h>
10#include <linux/slab.h>
11
12#include <trace/events/host1x.h>
13
14#include "../channel.h"
15#include "../dev.h"
16#include "../intr.h"
17#include "../job.h"
18
19#define TRACE_MAX_LENGTH 128U
20
21static void trace_write_gather(struct host1x_cdma *cdma, struct host1x_bo *bo,
22 u32 offset, u32 words)
23{
24 struct device *dev = cdma_to_channel(cdma)->dev;
25 void *mem = NULL;
26
27 if (host1x_debug_trace_cmdbuf)
28 mem = host1x_bo_mmap(bo);
29
30 if (mem) {
31 u32 i;
32 /*
33 * Write in batches of 128 as there seems to be a limit
34 * of how much you can output to ftrace at once.
35 */
36 for (i = 0; i < words; i += TRACE_MAX_LENGTH) {
37 u32 num_words = min(words - i, TRACE_MAX_LENGTH);
38
39 offset += i * sizeof(u32);
40
41 trace_host1x_cdma_push_gather(dev_name(dev), bo,
42 num_words, offset,
43 mem);
44 }
45
46 host1x_bo_munmap(bo, mem);
47 }
48}
49
50static void submit_wait(struct host1x_job *job, u32 id, u32 threshold,
51 u32 next_class)
52{
53 struct host1x_cdma *cdma = &job->channel->cdma;
54
55#if HOST1X_HW >= 6
56 u32 stream_id;
57
58 /*
59 * If a memory context has been set, use it. Otherwise
60 * (if context isolation is disabled) use the engine's
61 * firmware stream ID.
62 */
63 if (job->memory_context)
64 stream_id = job->memory_context->stream_id;
65 else
66 stream_id = job->engine_fallback_streamid;
67
68 host1x_cdma_push_wide(cdma,
69 host1x_opcode_setclass(
70 HOST1X_CLASS_HOST1X,
71 HOST1X_UCLASS_LOAD_SYNCPT_PAYLOAD_32,
72 /* WAIT_SYNCPT_32 is at SYNCPT_PAYLOAD_32+2 */
73 BIT(0) | BIT(2)
74 ),
75 threshold,
76 id,
77 HOST1X_OPCODE_NOP
78 );
79 host1x_cdma_push_wide(&job->channel->cdma,
80 host1x_opcode_setclass(job->class, 0, 0),
81 host1x_opcode_setpayload(stream_id),
82 host1x_opcode_setstreamid(job->engine_streamid_offset / 4),
83 HOST1X_OPCODE_NOP);
84#elif HOST1X_HW >= 2
85 host1x_cdma_push_wide(cdma,
86 host1x_opcode_setclass(
87 HOST1X_CLASS_HOST1X,
88 HOST1X_UCLASS_LOAD_SYNCPT_PAYLOAD_32,
89 /* WAIT_SYNCPT_32 is at SYNCPT_PAYLOAD_32+2 */
90 BIT(0) | BIT(2)
91 ),
92 threshold,
93 id,
94 host1x_opcode_setclass(next_class, 0, 0)
95 );
96#else
97 /* TODO add waitchk or use waitbases or other mitigation */
98 host1x_cdma_push(cdma,
99 host1x_opcode_setclass(
100 HOST1X_CLASS_HOST1X,
101 host1x_uclass_wait_syncpt_r(),
102 BIT(0)
103 ),
104 host1x_class_host_wait_syncpt(id, threshold)
105 );
106 host1x_cdma_push(cdma,
107 host1x_opcode_setclass(next_class, 0, 0),
108 HOST1X_OPCODE_NOP
109 );
110#endif
111}
112
113static void submit_gathers(struct host1x_job *job, u32 job_syncpt_base)
114{
115 struct host1x_cdma *cdma = &job->channel->cdma;
116#if HOST1X_HW < 6
117 struct device *dev = job->channel->dev;
118#endif
119 unsigned int i;
120 u32 threshold;
121
122 for (i = 0; i < job->num_cmds; i++) {
123 struct host1x_job_cmd *cmd = &job->cmds[i];
124
125 if (cmd->is_wait) {
126 if (cmd->wait.relative)
127 threshold = job_syncpt_base + cmd->wait.threshold;
128 else
129 threshold = cmd->wait.threshold;
130
131 submit_wait(job, cmd->wait.id, threshold, cmd->wait.next_class);
132 } else {
133 struct host1x_job_gather *g = &cmd->gather;
134
135 dma_addr_t addr = g->base + g->offset;
136 u32 op2, op3;
137
138 op2 = lower_32_bits(addr);
139 op3 = upper_32_bits(addr);
140
141 trace_write_gather(cdma, g->bo, g->offset, g->words);
142
143 if (op3 != 0) {
144#if HOST1X_HW >= 6
145 u32 op1 = host1x_opcode_gather_wide(g->words);
146 u32 op4 = HOST1X_OPCODE_NOP;
147
148 host1x_cdma_push_wide(cdma, op1, op2, op3, op4);
149#else
150 dev_err(dev, "invalid gather for push buffer %pad\n",
151 &addr);
152 continue;
153#endif
154 } else {
155 u32 op1 = host1x_opcode_gather(g->words);
156
157 host1x_cdma_push(cdma, op1, op2);
158 }
159 }
160 }
161}
162
163static inline void synchronize_syncpt_base(struct host1x_job *job)
164{
165 struct host1x_syncpt *sp = job->syncpt;
166 unsigned int id;
167 u32 value;
168
169 value = host1x_syncpt_read_max(sp);
170 id = sp->base->id;
171
172 host1x_cdma_push(&job->channel->cdma,
173 host1x_opcode_setclass(HOST1X_CLASS_HOST1X,
174 HOST1X_UCLASS_LOAD_SYNCPT_BASE, 1),
175 HOST1X_UCLASS_LOAD_SYNCPT_BASE_BASE_INDX_F(id) |
176 HOST1X_UCLASS_LOAD_SYNCPT_BASE_VALUE_F(value));
177}
178
179static void host1x_channel_set_streamid(struct host1x_channel *channel)
180{
181#if HOST1X_HW >= 6
182 u32 sid = 0x7f;
183#ifdef CONFIG_IOMMU_API
184 struct iommu_fwspec *spec = dev_iommu_fwspec_get(channel->dev->parent);
185 if (spec)
186 sid = spec->ids[0] & 0xffff;
187#endif
188
189 host1x_ch_writel(channel, sid, HOST1X_CHANNEL_SMMU_STREAMID);
190#endif
191}
192
193static void host1x_enable_gather_filter(struct host1x_channel *ch)
194{
195#if HOST1X_HW >= 6
196 struct host1x *host = dev_get_drvdata(ch->dev->parent);
197 u32 val;
198
199 if (!host->hv_regs)
200 return;
201
202 val = host1x_hypervisor_readl(
203 host, HOST1X_HV_CH_KERNEL_FILTER_GBUFFER(ch->id / 32));
204 val |= BIT(ch->id % 32);
205 host1x_hypervisor_writel(
206 host, val, HOST1X_HV_CH_KERNEL_FILTER_GBUFFER(ch->id / 32));
207#elif HOST1X_HW >= 4
208 host1x_ch_writel(ch,
209 HOST1X_CHANNEL_CHANNELCTRL_KERNEL_FILTER_GBUFFER(1),
210 HOST1X_CHANNEL_CHANNELCTRL);
211#endif
212}
213
214static void channel_program_cdma(struct host1x_job *job)
215{
216 struct host1x_cdma *cdma = &job->channel->cdma;
217 struct host1x_syncpt *sp = job->syncpt;
218
219#if HOST1X_HW >= 6
220 u32 fence;
221
222 /* Enter engine class with invalid stream ID. */
223 host1x_cdma_push_wide(cdma,
224 host1x_opcode_acquire_mlock(job->class),
225 host1x_opcode_setclass(job->class, 0, 0),
226 host1x_opcode_setpayload(0),
227 host1x_opcode_setstreamid(job->engine_streamid_offset / 4));
228
229 /* Before switching stream ID to real stream ID, ensure engine is idle. */
230 fence = host1x_syncpt_incr_max(sp, 1);
231 host1x_cdma_push(&job->channel->cdma,
232 host1x_opcode_nonincr(HOST1X_UCLASS_INCR_SYNCPT, 1),
233 HOST1X_UCLASS_INCR_SYNCPT_INDX_F(job->syncpt->id) |
234 HOST1X_UCLASS_INCR_SYNCPT_COND_F(4));
235 submit_wait(job, job->syncpt->id, fence, job->class);
236
237 /* Submit work. */
238 job->syncpt_end = host1x_syncpt_incr_max(sp, job->syncpt_incrs);
239 submit_gathers(job, job->syncpt_end - job->syncpt_incrs);
240
241 /* Before releasing MLOCK, ensure engine is idle again. */
242 fence = host1x_syncpt_incr_max(sp, 1);
243 host1x_cdma_push(&job->channel->cdma,
244 host1x_opcode_nonincr(HOST1X_UCLASS_INCR_SYNCPT, 1),
245 HOST1X_UCLASS_INCR_SYNCPT_INDX_F(job->syncpt->id) |
246 HOST1X_UCLASS_INCR_SYNCPT_COND_F(4));
247 submit_wait(job, job->syncpt->id, fence, job->class);
248
249 /* Release MLOCK. */
250 host1x_cdma_push(cdma,
251 HOST1X_OPCODE_NOP, host1x_opcode_release_mlock(job->class));
252#else
253 if (job->serialize) {
254 /*
255 * Force serialization by inserting a host wait for the
256 * previous job to finish before this one can commence.
257 */
258 host1x_cdma_push(cdma,
259 host1x_opcode_setclass(HOST1X_CLASS_HOST1X,
260 host1x_uclass_wait_syncpt_r(), 1),
261 host1x_class_host_wait_syncpt(job->syncpt->id,
262 host1x_syncpt_read_max(sp)));
263 }
264
265 /* Synchronize base register to allow using it for relative waiting */
266 if (sp->base)
267 synchronize_syncpt_base(job);
268
269 /* add a setclass for modules that require it */
270 if (job->class)
271 host1x_cdma_push(cdma,
272 host1x_opcode_setclass(job->class, 0, 0),
273 HOST1X_OPCODE_NOP);
274
275 job->syncpt_end = host1x_syncpt_incr_max(sp, job->syncpt_incrs);
276
277 submit_gathers(job, job->syncpt_end - job->syncpt_incrs);
278#endif
279}
280
281static int channel_submit(struct host1x_job *job)
282{
283 struct host1x_channel *ch = job->channel;
284 struct host1x_syncpt *sp = job->syncpt;
285 u32 prev_max = 0;
286 u32 syncval;
287 int err;
288 struct host1x_waitlist *completed_waiter = NULL;
289 struct host1x *host = dev_get_drvdata(ch->dev->parent);
290
291 trace_host1x_channel_submit(dev_name(ch->dev),
292 job->num_cmds, job->num_relocs,
293 job->syncpt->id, job->syncpt_incrs);
294
295 /* before error checks, return current max */
296 prev_max = job->syncpt_end = host1x_syncpt_read_max(sp);
297
298 /* get submit lock */
299 err = mutex_lock_interruptible(&ch->submitlock);
300 if (err)
301 goto error;
302
303 completed_waiter = kzalloc(sizeof(*completed_waiter), GFP_KERNEL);
304 if (!completed_waiter) {
305 mutex_unlock(&ch->submitlock);
306 err = -ENOMEM;
307 goto error;
308 }
309
310 host1x_channel_set_streamid(ch);
311 host1x_enable_gather_filter(ch);
312 host1x_hw_syncpt_assign_to_channel(host, sp, ch);
313
314 /* begin a CDMA submit */
315 err = host1x_cdma_begin(&ch->cdma, job);
316 if (err) {
317 mutex_unlock(&ch->submitlock);
318 goto error;
319 }
320
321 channel_program_cdma(job);
322 syncval = host1x_syncpt_read_max(sp);
323
324 /* end CDMA submit & stash pinned hMems into sync queue */
325 host1x_cdma_end(&ch->cdma, job);
326
327 trace_host1x_channel_submitted(dev_name(ch->dev), prev_max, syncval);
328
329 /* schedule a submit complete interrupt */
330 err = host1x_intr_add_action(host, sp, syncval,
331 HOST1X_INTR_ACTION_SUBMIT_COMPLETE, ch,
332 completed_waiter, &job->waiter);
333 completed_waiter = NULL;
334 WARN(err, "Failed to set submit complete interrupt");
335
336 mutex_unlock(&ch->submitlock);
337
338 return 0;
339
340error:
341 kfree(completed_waiter);
342 return err;
343}
344
345static int host1x_channel_init(struct host1x_channel *ch, struct host1x *dev,
346 unsigned int index)
347{
348#if HOST1X_HW < 6
349 ch->regs = dev->regs + index * 0x4000;
350#else
351 ch->regs = dev->regs + index * 0x100;
352#endif
353 return 0;
354}
355
356static const struct host1x_channel_ops host1x_channel_ops = {
357 .init = host1x_channel_init,
358 .submit = channel_submit,
359};
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Tegra host1x Channel
4 *
5 * Copyright (c) 2010-2013, NVIDIA Corporation.
6 */
7
8#include <linux/host1x.h>
9#include <linux/iommu.h>
10#include <linux/slab.h>
11
12#include <trace/events/host1x.h>
13
14#include "../channel.h"
15#include "../dev.h"
16#include "../intr.h"
17#include "../job.h"
18
19#define TRACE_MAX_LENGTH 128U
20
21static void trace_write_gather(struct host1x_cdma *cdma, struct host1x_bo *bo,
22 u32 offset, u32 words)
23{
24 struct device *dev = cdma_to_channel(cdma)->dev;
25 void *mem = NULL;
26
27 if (host1x_debug_trace_cmdbuf)
28 mem = host1x_bo_mmap(bo);
29
30 if (mem) {
31 u32 i;
32 /*
33 * Write in batches of 128 as there seems to be a limit
34 * of how much you can output to ftrace at once.
35 */
36 for (i = 0; i < words; i += TRACE_MAX_LENGTH) {
37 u32 num_words = min(words - i, TRACE_MAX_LENGTH);
38
39 offset += i * sizeof(u32);
40
41 trace_host1x_cdma_push_gather(dev_name(dev), bo,
42 num_words, offset,
43 mem);
44 }
45
46 host1x_bo_munmap(bo, mem);
47 }
48}
49
50static void submit_gathers(struct host1x_job *job)
51{
52 struct host1x_cdma *cdma = &job->channel->cdma;
53#if HOST1X_HW < 6
54 struct device *dev = job->channel->dev;
55#endif
56 unsigned int i;
57
58 for (i = 0; i < job->num_gathers; i++) {
59 struct host1x_job_gather *g = &job->gathers[i];
60 dma_addr_t addr = g->base + g->offset;
61 u32 op2, op3;
62
63 op2 = lower_32_bits(addr);
64 op3 = upper_32_bits(addr);
65
66 trace_write_gather(cdma, g->bo, g->offset, g->words);
67
68 if (op3 != 0) {
69#if HOST1X_HW >= 6
70 u32 op1 = host1x_opcode_gather_wide(g->words);
71 u32 op4 = HOST1X_OPCODE_NOP;
72
73 host1x_cdma_push_wide(cdma, op1, op2, op3, op4);
74#else
75 dev_err(dev, "invalid gather for push buffer %pad\n",
76 &addr);
77 continue;
78#endif
79 } else {
80 u32 op1 = host1x_opcode_gather(g->words);
81
82 host1x_cdma_push(cdma, op1, op2);
83 }
84 }
85}
86
87static inline void synchronize_syncpt_base(struct host1x_job *job)
88{
89 struct host1x *host = dev_get_drvdata(job->channel->dev->parent);
90 struct host1x_syncpt *sp = host->syncpt + job->syncpt_id;
91 unsigned int id;
92 u32 value;
93
94 value = host1x_syncpt_read_max(sp);
95 id = sp->base->id;
96
97 host1x_cdma_push(&job->channel->cdma,
98 host1x_opcode_setclass(HOST1X_CLASS_HOST1X,
99 HOST1X_UCLASS_LOAD_SYNCPT_BASE, 1),
100 HOST1X_UCLASS_LOAD_SYNCPT_BASE_BASE_INDX_F(id) |
101 HOST1X_UCLASS_LOAD_SYNCPT_BASE_VALUE_F(value));
102}
103
104static void host1x_channel_set_streamid(struct host1x_channel *channel)
105{
106#if HOST1X_HW >= 6
107 u32 sid = 0x7f;
108#ifdef CONFIG_IOMMU_API
109 struct iommu_fwspec *spec = dev_iommu_fwspec_get(channel->dev->parent);
110 if (spec)
111 sid = spec->ids[0] & 0xffff;
112#endif
113
114 host1x_ch_writel(channel, sid, HOST1X_CHANNEL_SMMU_STREAMID);
115#endif
116}
117
118static int channel_submit(struct host1x_job *job)
119{
120 struct host1x_channel *ch = job->channel;
121 struct host1x_syncpt *sp;
122 u32 user_syncpt_incrs = job->syncpt_incrs;
123 u32 prev_max = 0;
124 u32 syncval;
125 int err;
126 struct host1x_waitlist *completed_waiter = NULL;
127 struct host1x *host = dev_get_drvdata(ch->dev->parent);
128
129 sp = host->syncpt + job->syncpt_id;
130 trace_host1x_channel_submit(dev_name(ch->dev),
131 job->num_gathers, job->num_relocs,
132 job->syncpt_id, job->syncpt_incrs);
133
134 /* before error checks, return current max */
135 prev_max = job->syncpt_end = host1x_syncpt_read_max(sp);
136
137 /* get submit lock */
138 err = mutex_lock_interruptible(&ch->submitlock);
139 if (err)
140 goto error;
141
142 completed_waiter = kzalloc(sizeof(*completed_waiter), GFP_KERNEL);
143 if (!completed_waiter) {
144 mutex_unlock(&ch->submitlock);
145 err = -ENOMEM;
146 goto error;
147 }
148
149 host1x_channel_set_streamid(ch);
150
151 /* begin a CDMA submit */
152 err = host1x_cdma_begin(&ch->cdma, job);
153 if (err) {
154 mutex_unlock(&ch->submitlock);
155 goto error;
156 }
157
158 if (job->serialize) {
159 /*
160 * Force serialization by inserting a host wait for the
161 * previous job to finish before this one can commence.
162 */
163 host1x_cdma_push(&ch->cdma,
164 host1x_opcode_setclass(HOST1X_CLASS_HOST1X,
165 host1x_uclass_wait_syncpt_r(), 1),
166 host1x_class_host_wait_syncpt(job->syncpt_id,
167 host1x_syncpt_read_max(sp)));
168 }
169
170 /* Synchronize base register to allow using it for relative waiting */
171 if (sp->base)
172 synchronize_syncpt_base(job);
173
174 syncval = host1x_syncpt_incr_max(sp, user_syncpt_incrs);
175
176 host1x_hw_syncpt_assign_to_channel(host, sp, ch);
177
178 job->syncpt_end = syncval;
179
180 /* add a setclass for modules that require it */
181 if (job->class)
182 host1x_cdma_push(&ch->cdma,
183 host1x_opcode_setclass(job->class, 0, 0),
184 HOST1X_OPCODE_NOP);
185
186 submit_gathers(job);
187
188 /* end CDMA submit & stash pinned hMems into sync queue */
189 host1x_cdma_end(&ch->cdma, job);
190
191 trace_host1x_channel_submitted(dev_name(ch->dev), prev_max, syncval);
192
193 /* schedule a submit complete interrupt */
194 err = host1x_intr_add_action(host, sp, syncval,
195 HOST1X_INTR_ACTION_SUBMIT_COMPLETE, ch,
196 completed_waiter, NULL);
197 completed_waiter = NULL;
198 WARN(err, "Failed to set submit complete interrupt");
199
200 mutex_unlock(&ch->submitlock);
201
202 return 0;
203
204error:
205 kfree(completed_waiter);
206 return err;
207}
208
209static void enable_gather_filter(struct host1x *host,
210 struct host1x_channel *ch)
211{
212#if HOST1X_HW >= 6
213 u32 val;
214
215 if (!host->hv_regs)
216 return;
217
218 val = host1x_hypervisor_readl(
219 host, HOST1X_HV_CH_KERNEL_FILTER_GBUFFER(ch->id / 32));
220 val |= BIT(ch->id % 32);
221 host1x_hypervisor_writel(
222 host, val, HOST1X_HV_CH_KERNEL_FILTER_GBUFFER(ch->id / 32));
223#elif HOST1X_HW >= 4
224 host1x_ch_writel(ch,
225 HOST1X_CHANNEL_CHANNELCTRL_KERNEL_FILTER_GBUFFER(1),
226 HOST1X_CHANNEL_CHANNELCTRL);
227#endif
228}
229
230static int host1x_channel_init(struct host1x_channel *ch, struct host1x *dev,
231 unsigned int index)
232{
233#if HOST1X_HW < 6
234 ch->regs = dev->regs + index * 0x4000;
235#else
236 ch->regs = dev->regs + index * 0x100;
237#endif
238 enable_gather_filter(dev, ch);
239 return 0;
240}
241
242static const struct host1x_channel_ops host1x_channel_ops = {
243 .init = host1x_channel_init,
244 .submit = channel_submit,
245};