Loading...
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Compatibility mode system call entry point for x86-64.
4 *
5 * Copyright 2000-2002 Andi Kleen, SuSE Labs.
6 */
7#include <asm/asm-offsets.h>
8#include <asm/current.h>
9#include <asm/errno.h>
10#include <asm/ia32_unistd.h>
11#include <asm/thread_info.h>
12#include <asm/segment.h>
13#include <asm/irqflags.h>
14#include <asm/asm.h>
15#include <asm/smap.h>
16#include <asm/nospec-branch.h>
17#include <linux/linkage.h>
18#include <linux/err.h>
19
20#include "calling.h"
21
22 .section .entry.text, "ax"
23
24/*
25 * 32-bit SYSENTER entry.
26 *
27 * 32-bit system calls through the vDSO's __kernel_vsyscall enter here
28 * on 64-bit kernels running on Intel CPUs.
29 *
30 * The SYSENTER instruction, in principle, should *only* occur in the
31 * vDSO. In practice, a small number of Android devices were shipped
32 * with a copy of Bionic that inlined a SYSENTER instruction. This
33 * never happened in any of Google's Bionic versions -- it only happened
34 * in a narrow range of Intel-provided versions.
35 *
36 * SYSENTER loads SS, RSP, CS, and RIP from previously programmed MSRs.
37 * IF and VM in RFLAGS are cleared (IOW: interrupts are off).
38 * SYSENTER does not save anything on the stack,
39 * and does not save old RIP (!!!), RSP, or RFLAGS.
40 *
41 * Arguments:
42 * eax system call number
43 * ebx arg1
44 * ecx arg2
45 * edx arg3
46 * esi arg4
47 * edi arg5
48 * ebp user stack
49 * 0(%ebp) arg6
50 */
51SYM_CODE_START(entry_SYSENTER_compat)
52 UNWIND_HINT_ENTRY
53 ENDBR
54 /* Interrupts are off on entry. */
55 swapgs
56
57 pushq %rax
58 SWITCH_TO_KERNEL_CR3 scratch_reg=%rax
59 popq %rax
60
61 movq PER_CPU_VAR(pcpu_hot + X86_top_of_stack), %rsp
62
63 /* Construct struct pt_regs on stack */
64 pushq $__USER_DS /* pt_regs->ss */
65 pushq $0 /* pt_regs->sp = 0 (placeholder) */
66
67 /*
68 * Push flags. This is nasty. First, interrupts are currently
69 * off, but we need pt_regs->flags to have IF set. Second, if TS
70 * was set in usermode, it's still set, and we're singlestepping
71 * through this code. do_SYSENTER_32() will fix up IF.
72 */
73 pushfq /* pt_regs->flags (except IF = 0) */
74 pushq $__USER32_CS /* pt_regs->cs */
75 pushq $0 /* pt_regs->ip = 0 (placeholder) */
76SYM_INNER_LABEL(entry_SYSENTER_compat_after_hwframe, SYM_L_GLOBAL)
77
78 /*
79 * User tracing code (ptrace or signal handlers) might assume that
80 * the saved RAX contains a 32-bit number when we're invoking a 32-bit
81 * syscall. Just in case the high bits are nonzero, zero-extend
82 * the syscall number. (This could almost certainly be deleted
83 * with no ill effects.)
84 */
85 movl %eax, %eax
86
87 pushq %rax /* pt_regs->orig_ax */
88 PUSH_AND_CLEAR_REGS rax=$-ENOSYS
89 UNWIND_HINT_REGS
90
91 cld
92
93 IBRS_ENTER
94 UNTRAIN_RET
95
96 /*
97 * SYSENTER doesn't filter flags, so we need to clear NT and AC
98 * ourselves. To save a few cycles, we can check whether
99 * either was set instead of doing an unconditional popfq.
100 * This needs to happen before enabling interrupts so that
101 * we don't get preempted with NT set.
102 *
103 * If TF is set, we will single-step all the way to here -- do_debug
104 * will ignore all the traps. (Yes, this is slow, but so is
105 * single-stepping in general. This allows us to avoid having
106 * a more complicated code to handle the case where a user program
107 * forces us to single-step through the SYSENTER entry code.)
108 *
109 * NB.: .Lsysenter_fix_flags is a label with the code under it moved
110 * out-of-line as an optimization: NT is unlikely to be set in the
111 * majority of the cases and instead of polluting the I$ unnecessarily,
112 * we're keeping that code behind a branch which will predict as
113 * not-taken and therefore its instructions won't be fetched.
114 */
115 testl $X86_EFLAGS_NT|X86_EFLAGS_AC|X86_EFLAGS_TF, EFLAGS(%rsp)
116 jnz .Lsysenter_fix_flags
117.Lsysenter_flags_fixed:
118
119 movq %rsp, %rdi
120 call do_SYSENTER_32
121 /* XEN PV guests always use IRET path */
122 ALTERNATIVE "testl %eax, %eax; jz swapgs_restore_regs_and_return_to_usermode", \
123 "jmp swapgs_restore_regs_and_return_to_usermode", X86_FEATURE_XENPV
124 jmp sysret32_from_system_call
125
126.Lsysenter_fix_flags:
127 pushq $X86_EFLAGS_FIXED
128 popfq
129 jmp .Lsysenter_flags_fixed
130SYM_INNER_LABEL(__end_entry_SYSENTER_compat, SYM_L_GLOBAL)
131SYM_CODE_END(entry_SYSENTER_compat)
132
133/*
134 * 32-bit SYSCALL entry.
135 *
136 * 32-bit system calls through the vDSO's __kernel_vsyscall enter here
137 * on 64-bit kernels running on AMD CPUs.
138 *
139 * The SYSCALL instruction, in principle, should *only* occur in the
140 * vDSO. In practice, it appears that this really is the case.
141 * As evidence:
142 *
143 * - The calling convention for SYSCALL has changed several times without
144 * anyone noticing.
145 *
146 * - Prior to the in-kernel X86_BUG_SYSRET_SS_ATTRS fixup, anything
147 * user task that did SYSCALL without immediately reloading SS
148 * would randomly crash.
149 *
150 * - Most programmers do not directly target AMD CPUs, and the 32-bit
151 * SYSCALL instruction does not exist on Intel CPUs. Even on AMD
152 * CPUs, Linux disables the SYSCALL instruction on 32-bit kernels
153 * because the SYSCALL instruction in legacy/native 32-bit mode (as
154 * opposed to compat mode) is sufficiently poorly designed as to be
155 * essentially unusable.
156 *
157 * 32-bit SYSCALL saves RIP to RCX, clears RFLAGS.RF, then saves
158 * RFLAGS to R11, then loads new SS, CS, and RIP from previously
159 * programmed MSRs. RFLAGS gets masked by a value from another MSR
160 * (so CLD and CLAC are not needed). SYSCALL does not save anything on
161 * the stack and does not change RSP.
162 *
163 * Note: RFLAGS saving+masking-with-MSR happens only in Long mode
164 * (in legacy 32-bit mode, IF, RF and VM bits are cleared and that's it).
165 * Don't get confused: RFLAGS saving+masking depends on Long Mode Active bit
166 * (EFER.LMA=1), NOT on bitness of userspace where SYSCALL executes
167 * or target CS descriptor's L bit (SYSCALL does not read segment descriptors).
168 *
169 * Arguments:
170 * eax system call number
171 * ecx return address
172 * ebx arg1
173 * ebp arg2 (note: not saved in the stack frame, should not be touched)
174 * edx arg3
175 * esi arg4
176 * edi arg5
177 * esp user stack
178 * 0(%esp) arg6
179 */
180SYM_CODE_START(entry_SYSCALL_compat)
181 UNWIND_HINT_ENTRY
182 ENDBR
183 /* Interrupts are off on entry. */
184 swapgs
185
186 /* Stash user ESP */
187 movl %esp, %r8d
188
189 /* Use %rsp as scratch reg. User ESP is stashed in r8 */
190 SWITCH_TO_KERNEL_CR3 scratch_reg=%rsp
191
192 /* Switch to the kernel stack */
193 movq PER_CPU_VAR(pcpu_hot + X86_top_of_stack), %rsp
194
195SYM_INNER_LABEL(entry_SYSCALL_compat_safe_stack, SYM_L_GLOBAL)
196 ANNOTATE_NOENDBR
197
198 /* Construct struct pt_regs on stack */
199 pushq $__USER_DS /* pt_regs->ss */
200 pushq %r8 /* pt_regs->sp */
201 pushq %r11 /* pt_regs->flags */
202 pushq $__USER32_CS /* pt_regs->cs */
203 pushq %rcx /* pt_regs->ip */
204SYM_INNER_LABEL(entry_SYSCALL_compat_after_hwframe, SYM_L_GLOBAL)
205 movl %eax, %eax /* discard orig_ax high bits */
206 pushq %rax /* pt_regs->orig_ax */
207 PUSH_AND_CLEAR_REGS rcx=%rbp rax=$-ENOSYS
208 UNWIND_HINT_REGS
209
210 IBRS_ENTER
211 UNTRAIN_RET
212
213 movq %rsp, %rdi
214 call do_fast_syscall_32
215 /* XEN PV guests always use IRET path */
216 ALTERNATIVE "testl %eax, %eax; jz swapgs_restore_regs_and_return_to_usermode", \
217 "jmp swapgs_restore_regs_and_return_to_usermode", X86_FEATURE_XENPV
218
219 /* Opportunistic SYSRET */
220sysret32_from_system_call:
221 /*
222 * We are not going to return to userspace from the trampoline
223 * stack. So let's erase the thread stack right now.
224 */
225 STACKLEAK_ERASE
226
227 IBRS_EXIT
228
229 movq RBX(%rsp), %rbx /* pt_regs->rbx */
230 movq RBP(%rsp), %rbp /* pt_regs->rbp */
231 movq EFLAGS(%rsp), %r11 /* pt_regs->flags (in r11) */
232 movq RIP(%rsp), %rcx /* pt_regs->ip (in rcx) */
233 addq $RAX, %rsp /* Skip r8-r15 */
234 popq %rax /* pt_regs->rax */
235 popq %rdx /* Skip pt_regs->cx */
236 popq %rdx /* pt_regs->dx */
237 popq %rsi /* pt_regs->si */
238 popq %rdi /* pt_regs->di */
239
240 /*
241 * USERGS_SYSRET32 does:
242 * GSBASE = user's GS base
243 * EIP = ECX
244 * RFLAGS = R11
245 * CS = __USER32_CS
246 * SS = __USER_DS
247 *
248 * ECX will not match pt_regs->cx, but we're returning to a vDSO
249 * trampoline that will fix up RCX, so this is okay.
250 *
251 * R12-R15 are callee-saved, so they contain whatever was in them
252 * when the system call started, which is already known to user
253 * code. We zero R8-R10 to avoid info leaks.
254 */
255 movq RSP-ORIG_RAX(%rsp), %rsp
256SYM_INNER_LABEL(entry_SYSRETL_compat_unsafe_stack, SYM_L_GLOBAL)
257 ANNOTATE_NOENDBR
258
259 /*
260 * The original userspace %rsp (RSP-ORIG_RAX(%rsp)) is stored
261 * on the process stack which is not mapped to userspace and
262 * not readable after we SWITCH_TO_USER_CR3. Delay the CR3
263 * switch until after after the last reference to the process
264 * stack.
265 *
266 * %r8/%r9 are zeroed before the sysret, thus safe to clobber.
267 */
268 SWITCH_TO_USER_CR3_NOSTACK scratch_reg=%r8 scratch_reg2=%r9
269
270 xorl %r8d, %r8d
271 xorl %r9d, %r9d
272 xorl %r10d, %r10d
273 swapgs
274 sysretl
275SYM_INNER_LABEL(entry_SYSRETL_compat_end, SYM_L_GLOBAL)
276 ANNOTATE_NOENDBR
277 int3
278SYM_CODE_END(entry_SYSCALL_compat)
279
280/*
281 * 32-bit legacy system call entry.
282 *
283 * 32-bit x86 Linux system calls traditionally used the INT $0x80
284 * instruction. INT $0x80 lands here.
285 *
286 * This entry point can be used by 32-bit and 64-bit programs to perform
287 * 32-bit system calls. Instances of INT $0x80 can be found inline in
288 * various programs and libraries. It is also used by the vDSO's
289 * __kernel_vsyscall fallback for hardware that doesn't support a faster
290 * entry method. Restarted 32-bit system calls also fall back to INT
291 * $0x80 regardless of what instruction was originally used to do the
292 * system call.
293 *
294 * This is considered a slow path. It is not used by most libc
295 * implementations on modern hardware except during process startup.
296 *
297 * Arguments:
298 * eax system call number
299 * ebx arg1
300 * ecx arg2
301 * edx arg3
302 * esi arg4
303 * edi arg5
304 * ebp arg6
305 */
306SYM_CODE_START(entry_INT80_compat)
307 UNWIND_HINT_ENTRY
308 ENDBR
309 /*
310 * Interrupts are off on entry.
311 */
312 ASM_CLAC /* Do this early to minimize exposure */
313 ALTERNATIVE "swapgs", "", X86_FEATURE_XENPV
314
315 /*
316 * User tracing code (ptrace or signal handlers) might assume that
317 * the saved RAX contains a 32-bit number when we're invoking a 32-bit
318 * syscall. Just in case the high bits are nonzero, zero-extend
319 * the syscall number. (This could almost certainly be deleted
320 * with no ill effects.)
321 */
322 movl %eax, %eax
323
324 /* switch to thread stack expects orig_ax and rdi to be pushed */
325 pushq %rax /* pt_regs->orig_ax */
326
327 /* Need to switch before accessing the thread stack. */
328 SWITCH_TO_KERNEL_CR3 scratch_reg=%rax
329
330 /* In the Xen PV case we already run on the thread stack. */
331 ALTERNATIVE "", "jmp .Lint80_keep_stack", X86_FEATURE_XENPV
332
333 movq %rsp, %rax
334 movq PER_CPU_VAR(pcpu_hot + X86_top_of_stack), %rsp
335
336 pushq 5*8(%rax) /* regs->ss */
337 pushq 4*8(%rax) /* regs->rsp */
338 pushq 3*8(%rax) /* regs->eflags */
339 pushq 2*8(%rax) /* regs->cs */
340 pushq 1*8(%rax) /* regs->ip */
341 pushq 0*8(%rax) /* regs->orig_ax */
342.Lint80_keep_stack:
343
344 PUSH_AND_CLEAR_REGS rax=$-ENOSYS
345 UNWIND_HINT_REGS
346
347 cld
348
349 IBRS_ENTER
350 UNTRAIN_RET
351
352 movq %rsp, %rdi
353 call do_int80_syscall_32
354 jmp swapgs_restore_regs_and_return_to_usermode
355SYM_CODE_END(entry_INT80_compat)
1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Compatibility mode system call entry point for x86-64.
4 *
5 * Copyright 2000-2002 Andi Kleen, SuSE Labs.
6 */
7#include "calling.h"
8#include <asm/asm-offsets.h>
9#include <asm/current.h>
10#include <asm/errno.h>
11#include <asm/ia32_unistd.h>
12#include <asm/thread_info.h>
13#include <asm/segment.h>
14#include <asm/irqflags.h>
15#include <asm/asm.h>
16#include <asm/smap.h>
17#include <linux/linkage.h>
18#include <linux/err.h>
19
20 .section .entry.text, "ax"
21
22/*
23 * 32-bit SYSENTER entry.
24 *
25 * 32-bit system calls through the vDSO's __kernel_vsyscall enter here
26 * on 64-bit kernels running on Intel CPUs.
27 *
28 * The SYSENTER instruction, in principle, should *only* occur in the
29 * vDSO. In practice, a small number of Android devices were shipped
30 * with a copy of Bionic that inlined a SYSENTER instruction. This
31 * never happened in any of Google's Bionic versions -- it only happened
32 * in a narrow range of Intel-provided versions.
33 *
34 * SYSENTER loads SS, RSP, CS, and RIP from previously programmed MSRs.
35 * IF and VM in RFLAGS are cleared (IOW: interrupts are off).
36 * SYSENTER does not save anything on the stack,
37 * and does not save old RIP (!!!), RSP, or RFLAGS.
38 *
39 * Arguments:
40 * eax system call number
41 * ebx arg1
42 * ecx arg2
43 * edx arg3
44 * esi arg4
45 * edi arg5
46 * ebp user stack
47 * 0(%ebp) arg6
48 */
49SYM_CODE_START(entry_SYSENTER_compat)
50 UNWIND_HINT_EMPTY
51 /* Interrupts are off on entry. */
52 SWAPGS
53
54 pushq %rax
55 SWITCH_TO_KERNEL_CR3 scratch_reg=%rax
56 popq %rax
57
58 movq PER_CPU_VAR(cpu_current_top_of_stack), %rsp
59
60 /* Construct struct pt_regs on stack */
61 pushq $__USER32_DS /* pt_regs->ss */
62 pushq $0 /* pt_regs->sp = 0 (placeholder) */
63
64 /*
65 * Push flags. This is nasty. First, interrupts are currently
66 * off, but we need pt_regs->flags to have IF set. Second, if TS
67 * was set in usermode, it's still set, and we're singlestepping
68 * through this code. do_SYSENTER_32() will fix up IF.
69 */
70 pushfq /* pt_regs->flags (except IF = 0) */
71 pushq $__USER32_CS /* pt_regs->cs */
72 pushq $0 /* pt_regs->ip = 0 (placeholder) */
73SYM_INNER_LABEL(entry_SYSENTER_compat_after_hwframe, SYM_L_GLOBAL)
74
75 /*
76 * User tracing code (ptrace or signal handlers) might assume that
77 * the saved RAX contains a 32-bit number when we're invoking a 32-bit
78 * syscall. Just in case the high bits are nonzero, zero-extend
79 * the syscall number. (This could almost certainly be deleted
80 * with no ill effects.)
81 */
82 movl %eax, %eax
83
84 pushq %rax /* pt_regs->orig_ax */
85 pushq %rdi /* pt_regs->di */
86 pushq %rsi /* pt_regs->si */
87 pushq %rdx /* pt_regs->dx */
88 pushq %rcx /* pt_regs->cx */
89 pushq $-ENOSYS /* pt_regs->ax */
90 pushq $0 /* pt_regs->r8 = 0 */
91 xorl %r8d, %r8d /* nospec r8 */
92 pushq $0 /* pt_regs->r9 = 0 */
93 xorl %r9d, %r9d /* nospec r9 */
94 pushq $0 /* pt_regs->r10 = 0 */
95 xorl %r10d, %r10d /* nospec r10 */
96 pushq $0 /* pt_regs->r11 = 0 */
97 xorl %r11d, %r11d /* nospec r11 */
98 pushq %rbx /* pt_regs->rbx */
99 xorl %ebx, %ebx /* nospec rbx */
100 pushq %rbp /* pt_regs->rbp (will be overwritten) */
101 xorl %ebp, %ebp /* nospec rbp */
102 pushq $0 /* pt_regs->r12 = 0 */
103 xorl %r12d, %r12d /* nospec r12 */
104 pushq $0 /* pt_regs->r13 = 0 */
105 xorl %r13d, %r13d /* nospec r13 */
106 pushq $0 /* pt_regs->r14 = 0 */
107 xorl %r14d, %r14d /* nospec r14 */
108 pushq $0 /* pt_regs->r15 = 0 */
109 xorl %r15d, %r15d /* nospec r15 */
110
111 UNWIND_HINT_REGS
112
113 cld
114
115 /*
116 * SYSENTER doesn't filter flags, so we need to clear NT and AC
117 * ourselves. To save a few cycles, we can check whether
118 * either was set instead of doing an unconditional popfq.
119 * This needs to happen before enabling interrupts so that
120 * we don't get preempted with NT set.
121 *
122 * If TF is set, we will single-step all the way to here -- do_debug
123 * will ignore all the traps. (Yes, this is slow, but so is
124 * single-stepping in general. This allows us to avoid having
125 * a more complicated code to handle the case where a user program
126 * forces us to single-step through the SYSENTER entry code.)
127 *
128 * NB.: .Lsysenter_fix_flags is a label with the code under it moved
129 * out-of-line as an optimization: NT is unlikely to be set in the
130 * majority of the cases and instead of polluting the I$ unnecessarily,
131 * we're keeping that code behind a branch which will predict as
132 * not-taken and therefore its instructions won't be fetched.
133 */
134 testl $X86_EFLAGS_NT|X86_EFLAGS_AC|X86_EFLAGS_TF, EFLAGS(%rsp)
135 jnz .Lsysenter_fix_flags
136.Lsysenter_flags_fixed:
137
138 movq %rsp, %rdi
139 call do_SYSENTER_32
140 /* XEN PV guests always use IRET path */
141 ALTERNATIVE "testl %eax, %eax; jz swapgs_restore_regs_and_return_to_usermode", \
142 "jmp swapgs_restore_regs_and_return_to_usermode", X86_FEATURE_XENPV
143 jmp sysret32_from_system_call
144
145.Lsysenter_fix_flags:
146 pushq $X86_EFLAGS_FIXED
147 popfq
148 jmp .Lsysenter_flags_fixed
149SYM_INNER_LABEL(__end_entry_SYSENTER_compat, SYM_L_GLOBAL)
150SYM_CODE_END(entry_SYSENTER_compat)
151
152/*
153 * 32-bit SYSCALL entry.
154 *
155 * 32-bit system calls through the vDSO's __kernel_vsyscall enter here
156 * on 64-bit kernels running on AMD CPUs.
157 *
158 * The SYSCALL instruction, in principle, should *only* occur in the
159 * vDSO. In practice, it appears that this really is the case.
160 * As evidence:
161 *
162 * - The calling convention for SYSCALL has changed several times without
163 * anyone noticing.
164 *
165 * - Prior to the in-kernel X86_BUG_SYSRET_SS_ATTRS fixup, anything
166 * user task that did SYSCALL without immediately reloading SS
167 * would randomly crash.
168 *
169 * - Most programmers do not directly target AMD CPUs, and the 32-bit
170 * SYSCALL instruction does not exist on Intel CPUs. Even on AMD
171 * CPUs, Linux disables the SYSCALL instruction on 32-bit kernels
172 * because the SYSCALL instruction in legacy/native 32-bit mode (as
173 * opposed to compat mode) is sufficiently poorly designed as to be
174 * essentially unusable.
175 *
176 * 32-bit SYSCALL saves RIP to RCX, clears RFLAGS.RF, then saves
177 * RFLAGS to R11, then loads new SS, CS, and RIP from previously
178 * programmed MSRs. RFLAGS gets masked by a value from another MSR
179 * (so CLD and CLAC are not needed). SYSCALL does not save anything on
180 * the stack and does not change RSP.
181 *
182 * Note: RFLAGS saving+masking-with-MSR happens only in Long mode
183 * (in legacy 32-bit mode, IF, RF and VM bits are cleared and that's it).
184 * Don't get confused: RFLAGS saving+masking depends on Long Mode Active bit
185 * (EFER.LMA=1), NOT on bitness of userspace where SYSCALL executes
186 * or target CS descriptor's L bit (SYSCALL does not read segment descriptors).
187 *
188 * Arguments:
189 * eax system call number
190 * ecx return address
191 * ebx arg1
192 * ebp arg2 (note: not saved in the stack frame, should not be touched)
193 * edx arg3
194 * esi arg4
195 * edi arg5
196 * esp user stack
197 * 0(%esp) arg6
198 */
199SYM_CODE_START(entry_SYSCALL_compat)
200 UNWIND_HINT_EMPTY
201 /* Interrupts are off on entry. */
202 swapgs
203
204 /* Stash user ESP */
205 movl %esp, %r8d
206
207 /* Use %rsp as scratch reg. User ESP is stashed in r8 */
208 SWITCH_TO_KERNEL_CR3 scratch_reg=%rsp
209
210 /* Switch to the kernel stack */
211 movq PER_CPU_VAR(cpu_current_top_of_stack), %rsp
212
213 /* Construct struct pt_regs on stack */
214 pushq $__USER32_DS /* pt_regs->ss */
215 pushq %r8 /* pt_regs->sp */
216 pushq %r11 /* pt_regs->flags */
217 pushq $__USER32_CS /* pt_regs->cs */
218 pushq %rcx /* pt_regs->ip */
219SYM_INNER_LABEL(entry_SYSCALL_compat_after_hwframe, SYM_L_GLOBAL)
220 movl %eax, %eax /* discard orig_ax high bits */
221 pushq %rax /* pt_regs->orig_ax */
222 pushq %rdi /* pt_regs->di */
223 pushq %rsi /* pt_regs->si */
224 xorl %esi, %esi /* nospec si */
225 pushq %rdx /* pt_regs->dx */
226 xorl %edx, %edx /* nospec dx */
227 pushq %rbp /* pt_regs->cx (stashed in bp) */
228 xorl %ecx, %ecx /* nospec cx */
229 pushq $-ENOSYS /* pt_regs->ax */
230 pushq $0 /* pt_regs->r8 = 0 */
231 xorl %r8d, %r8d /* nospec r8 */
232 pushq $0 /* pt_regs->r9 = 0 */
233 xorl %r9d, %r9d /* nospec r9 */
234 pushq $0 /* pt_regs->r10 = 0 */
235 xorl %r10d, %r10d /* nospec r10 */
236 pushq $0 /* pt_regs->r11 = 0 */
237 xorl %r11d, %r11d /* nospec r11 */
238 pushq %rbx /* pt_regs->rbx */
239 xorl %ebx, %ebx /* nospec rbx */
240 pushq %rbp /* pt_regs->rbp (will be overwritten) */
241 xorl %ebp, %ebp /* nospec rbp */
242 pushq $0 /* pt_regs->r12 = 0 */
243 xorl %r12d, %r12d /* nospec r12 */
244 pushq $0 /* pt_regs->r13 = 0 */
245 xorl %r13d, %r13d /* nospec r13 */
246 pushq $0 /* pt_regs->r14 = 0 */
247 xorl %r14d, %r14d /* nospec r14 */
248 pushq $0 /* pt_regs->r15 = 0 */
249 xorl %r15d, %r15d /* nospec r15 */
250
251 UNWIND_HINT_REGS
252
253 movq %rsp, %rdi
254 call do_fast_syscall_32
255 /* XEN PV guests always use IRET path */
256 ALTERNATIVE "testl %eax, %eax; jz swapgs_restore_regs_and_return_to_usermode", \
257 "jmp swapgs_restore_regs_and_return_to_usermode", X86_FEATURE_XENPV
258
259 /* Opportunistic SYSRET */
260sysret32_from_system_call:
261 /*
262 * We are not going to return to userspace from the trampoline
263 * stack. So let's erase the thread stack right now.
264 */
265 STACKLEAK_ERASE
266
267 movq RBX(%rsp), %rbx /* pt_regs->rbx */
268 movq RBP(%rsp), %rbp /* pt_regs->rbp */
269 movq EFLAGS(%rsp), %r11 /* pt_regs->flags (in r11) */
270 movq RIP(%rsp), %rcx /* pt_regs->ip (in rcx) */
271 addq $RAX, %rsp /* Skip r8-r15 */
272 popq %rax /* pt_regs->rax */
273 popq %rdx /* Skip pt_regs->cx */
274 popq %rdx /* pt_regs->dx */
275 popq %rsi /* pt_regs->si */
276 popq %rdi /* pt_regs->di */
277
278 /*
279 * USERGS_SYSRET32 does:
280 * GSBASE = user's GS base
281 * EIP = ECX
282 * RFLAGS = R11
283 * CS = __USER32_CS
284 * SS = __USER_DS
285 *
286 * ECX will not match pt_regs->cx, but we're returning to a vDSO
287 * trampoline that will fix up RCX, so this is okay.
288 *
289 * R12-R15 are callee-saved, so they contain whatever was in them
290 * when the system call started, which is already known to user
291 * code. We zero R8-R10 to avoid info leaks.
292 */
293 movq RSP-ORIG_RAX(%rsp), %rsp
294
295 /*
296 * The original userspace %rsp (RSP-ORIG_RAX(%rsp)) is stored
297 * on the process stack which is not mapped to userspace and
298 * not readable after we SWITCH_TO_USER_CR3. Delay the CR3
299 * switch until after after the last reference to the process
300 * stack.
301 *
302 * %r8/%r9 are zeroed before the sysret, thus safe to clobber.
303 */
304 SWITCH_TO_USER_CR3_NOSTACK scratch_reg=%r8 scratch_reg2=%r9
305
306 xorl %r8d, %r8d
307 xorl %r9d, %r9d
308 xorl %r10d, %r10d
309 swapgs
310 sysretl
311SYM_CODE_END(entry_SYSCALL_compat)
312
313/*
314 * 32-bit legacy system call entry.
315 *
316 * 32-bit x86 Linux system calls traditionally used the INT $0x80
317 * instruction. INT $0x80 lands here.
318 *
319 * This entry point can be used by 32-bit and 64-bit programs to perform
320 * 32-bit system calls. Instances of INT $0x80 can be found inline in
321 * various programs and libraries. It is also used by the vDSO's
322 * __kernel_vsyscall fallback for hardware that doesn't support a faster
323 * entry method. Restarted 32-bit system calls also fall back to INT
324 * $0x80 regardless of what instruction was originally used to do the
325 * system call.
326 *
327 * This is considered a slow path. It is not used by most libc
328 * implementations on modern hardware except during process startup.
329 *
330 * Arguments:
331 * eax system call number
332 * ebx arg1
333 * ecx arg2
334 * edx arg3
335 * esi arg4
336 * edi arg5
337 * ebp arg6
338 */
339SYM_CODE_START(entry_INT80_compat)
340 UNWIND_HINT_EMPTY
341 /*
342 * Interrupts are off on entry.
343 */
344 ASM_CLAC /* Do this early to minimize exposure */
345 SWAPGS
346
347 /*
348 * User tracing code (ptrace or signal handlers) might assume that
349 * the saved RAX contains a 32-bit number when we're invoking a 32-bit
350 * syscall. Just in case the high bits are nonzero, zero-extend
351 * the syscall number. (This could almost certainly be deleted
352 * with no ill effects.)
353 */
354 movl %eax, %eax
355
356 /* switch to thread stack expects orig_ax and rdi to be pushed */
357 pushq %rax /* pt_regs->orig_ax */
358 pushq %rdi /* pt_regs->di */
359
360 /* Need to switch before accessing the thread stack. */
361 SWITCH_TO_KERNEL_CR3 scratch_reg=%rdi
362
363 /* In the Xen PV case we already run on the thread stack. */
364 ALTERNATIVE "", "jmp .Lint80_keep_stack", X86_FEATURE_XENPV
365
366 movq %rsp, %rdi
367 movq PER_CPU_VAR(cpu_current_top_of_stack), %rsp
368
369 pushq 6*8(%rdi) /* regs->ss */
370 pushq 5*8(%rdi) /* regs->rsp */
371 pushq 4*8(%rdi) /* regs->eflags */
372 pushq 3*8(%rdi) /* regs->cs */
373 pushq 2*8(%rdi) /* regs->ip */
374 pushq 1*8(%rdi) /* regs->orig_ax */
375 pushq (%rdi) /* pt_regs->di */
376.Lint80_keep_stack:
377
378 pushq %rsi /* pt_regs->si */
379 xorl %esi, %esi /* nospec si */
380 pushq %rdx /* pt_regs->dx */
381 xorl %edx, %edx /* nospec dx */
382 pushq %rcx /* pt_regs->cx */
383 xorl %ecx, %ecx /* nospec cx */
384 pushq $-ENOSYS /* pt_regs->ax */
385 pushq %r8 /* pt_regs->r8 */
386 xorl %r8d, %r8d /* nospec r8 */
387 pushq %r9 /* pt_regs->r9 */
388 xorl %r9d, %r9d /* nospec r9 */
389 pushq %r10 /* pt_regs->r10*/
390 xorl %r10d, %r10d /* nospec r10 */
391 pushq %r11 /* pt_regs->r11 */
392 xorl %r11d, %r11d /* nospec r11 */
393 pushq %rbx /* pt_regs->rbx */
394 xorl %ebx, %ebx /* nospec rbx */
395 pushq %rbp /* pt_regs->rbp */
396 xorl %ebp, %ebp /* nospec rbp */
397 pushq %r12 /* pt_regs->r12 */
398 xorl %r12d, %r12d /* nospec r12 */
399 pushq %r13 /* pt_regs->r13 */
400 xorl %r13d, %r13d /* nospec r13 */
401 pushq %r14 /* pt_regs->r14 */
402 xorl %r14d, %r14d /* nospec r14 */
403 pushq %r15 /* pt_regs->r15 */
404 xorl %r15d, %r15d /* nospec r15 */
405
406 UNWIND_HINT_REGS
407
408 cld
409
410 movq %rsp, %rdi
411 call do_int80_syscall_32
412 jmp swapgs_restore_regs_and_return_to_usermode
413SYM_CODE_END(entry_INT80_compat)