Linux Audio

Check our new training course

Loading...
v6.2
  1/* SPDX-License-Identifier: GPL-2.0-only */
  2/*
  3 * Copyright (C) 2015 Freescale Semiconductor, Inc.
  4 */
  5
  6#ifndef __DT_BINDINGS_CLOCK_IMX6UL_H
  7#define __DT_BINDINGS_CLOCK_IMX6UL_H
  8
  9#define IMX6UL_CLK_DUMMY		0
 10#define IMX6UL_CLK_CKIL			1
 11#define IMX6UL_CLK_CKIH			2
 12#define IMX6UL_CLK_OSC			3
 13#define IMX6UL_PLL1_BYPASS_SRC		4
 14#define IMX6UL_PLL2_BYPASS_SRC		5
 15#define IMX6UL_PLL3_BYPASS_SRC		6
 16#define IMX6UL_PLL4_BYPASS_SRC		7
 17#define IMX6UL_PLL5_BYPASS_SRC		8
 18#define IMX6UL_PLL6_BYPASS_SRC		9
 19#define IMX6UL_PLL7_BYPASS_SRC		10
 20#define IMX6UL_CLK_PLL1			11
 21#define IMX6UL_CLK_PLL2			12
 22#define IMX6UL_CLK_PLL3			13
 23#define IMX6UL_CLK_PLL4			14
 24#define IMX6UL_CLK_PLL5			15
 25#define IMX6UL_CLK_PLL6			16
 26#define IMX6UL_CLK_PLL7			17
 27#define IMX6UL_PLL1_BYPASS		18
 28#define IMX6UL_PLL2_BYPASS		19
 29#define IMX6UL_PLL3_BYPASS		20
 30#define IMX6UL_PLL4_BYPASS		21
 31#define IMX6UL_PLL5_BYPASS		22
 32#define IMX6UL_PLL6_BYPASS		23
 33#define IMX6UL_PLL7_BYPASS		24
 34#define IMX6UL_CLK_PLL1_SYS		25
 35#define IMX6UL_CLK_PLL2_BUS		26
 36#define IMX6UL_CLK_PLL3_USB_OTG		27
 37#define IMX6UL_CLK_PLL4_AUDIO		28
 38#define IMX6UL_CLK_PLL5_VIDEO		29
 39#define IMX6UL_CLK_PLL6_ENET		30
 40#define IMX6UL_CLK_PLL7_USB_HOST	31
 41#define IMX6UL_CLK_USBPHY1		32
 42#define IMX6UL_CLK_USBPHY2		33
 43#define IMX6UL_CLK_USBPHY1_GATE		34
 44#define IMX6UL_CLK_USBPHY2_GATE		35
 45#define IMX6UL_CLK_PLL2_PFD0		36
 46#define IMX6UL_CLK_PLL2_PFD1		37
 47#define IMX6UL_CLK_PLL2_PFD2		38
 48#define IMX6UL_CLK_PLL2_PFD3		39
 49#define IMX6UL_CLK_PLL3_PFD0		40
 50#define IMX6UL_CLK_PLL3_PFD1		41
 51#define IMX6UL_CLK_PLL3_PFD2		42
 52#define IMX6UL_CLK_PLL3_PFD3		43
 53#define IMX6UL_CLK_ENET_REF		44
 54#define IMX6UL_CLK_ENET2_REF		45
 55#define IMX6UL_CLK_ENET2_REF_125M	46
 56#define IMX6UL_CLK_ENET_PTP_REF		47
 57#define IMX6UL_CLK_ENET_PTP		48
 58#define IMX6UL_CLK_PLL4_POST_DIV	49
 59#define IMX6UL_CLK_PLL4_AUDIO_DIV	50
 60#define IMX6UL_CLK_PLL5_POST_DIV	51
 61#define IMX6UL_CLK_PLL5_VIDEO_DIV	52
 62#define IMX6UL_CLK_PLL2_198M		53
 63#define IMX6UL_CLK_PLL3_80M		54
 64#define IMX6UL_CLK_PLL3_60M		55
 65#define IMX6UL_CLK_STEP			56
 66#define IMX6UL_CLK_PLL1_SW		57
 67#define IMX6UL_CLK_AXI_ALT_SEL		58
 68#define IMX6UL_CLK_AXI_SEL		59
 69#define IMX6UL_CLK_PERIPH_PRE		60
 70#define IMX6UL_CLK_PERIPH2_PRE		61
 71#define IMX6UL_CLK_PERIPH_CLK2_SEL	62
 72#define IMX6UL_CLK_PERIPH2_CLK2_SEL	63
 73#define IMX6UL_CLK_USDHC1_SEL		64
 74#define IMX6UL_CLK_USDHC2_SEL		65
 75#define IMX6UL_CLK_BCH_SEL		66
 76#define IMX6UL_CLK_GPMI_SEL		67
 77#define IMX6UL_CLK_EIM_SLOW_SEL		68
 78#define IMX6UL_CLK_SPDIF_SEL		69
 79#define IMX6UL_CLK_SAI1_SEL		70
 80#define IMX6UL_CLK_SAI2_SEL		71
 81#define IMX6UL_CLK_SAI3_SEL		72
 82#define IMX6UL_CLK_LCDIF_PRE_SEL	73
 83#define IMX6UL_CLK_SIM_PRE_SEL		74
 84#define IMX6UL_CLK_LDB_DI0_SEL		75
 85#define IMX6UL_CLK_LDB_DI1_SEL		76
 86#define IMX6UL_CLK_ENFC_SEL		77
 87#define IMX6UL_CLK_CAN_SEL		78
 88#define IMX6UL_CLK_ECSPI_SEL		79
 89#define IMX6UL_CLK_UART_SEL		80
 90#define IMX6UL_CLK_QSPI1_SEL		81
 91#define IMX6UL_CLK_PERCLK_SEL		82
 92#define IMX6UL_CLK_LCDIF_SEL		83
 93#define IMX6UL_CLK_SIM_SEL		84
 94#define IMX6UL_CLK_PERIPH		85
 95#define IMX6UL_CLK_PERIPH2		86
 96#define IMX6UL_CLK_LDB_DI0_DIV_3_5	87
 97#define IMX6UL_CLK_LDB_DI0_DIV_7	88
 98#define IMX6UL_CLK_LDB_DI1_DIV_3_5	89
 99#define IMX6UL_CLK_LDB_DI1_DIV_7	90
100#define IMX6UL_CLK_LDB_DI0_DIV_SEL	91
101#define IMX6UL_CLK_LDB_DI1_DIV_SEL	92
102#define IMX6UL_CLK_ARM			93
103#define IMX6UL_CLK_PERIPH_CLK2		94
104#define IMX6UL_CLK_PERIPH2_CLK2		95
105#define IMX6UL_CLK_AHB			96
106#define IMX6UL_CLK_MMDC_PODF		97
107#define IMX6UL_CLK_AXI_PODF		98
108#define IMX6UL_CLK_PERCLK		99
109#define IMX6UL_CLK_IPG			100
110#define IMX6UL_CLK_USDHC1_PODF		101
111#define IMX6UL_CLK_USDHC2_PODF		102
112#define IMX6UL_CLK_BCH_PODF		103
113#define IMX6UL_CLK_GPMI_PODF		104
114#define IMX6UL_CLK_EIM_SLOW_PODF	105
115#define IMX6UL_CLK_SPDIF_PRED		106
116#define IMX6UL_CLK_SPDIF_PODF		107
117#define IMX6UL_CLK_SAI1_PRED		108
118#define IMX6UL_CLK_SAI1_PODF		109
119#define IMX6UL_CLK_SAI2_PRED		110
120#define IMX6UL_CLK_SAI2_PODF		111
121#define IMX6UL_CLK_SAI3_PRED		112
122#define IMX6UL_CLK_SAI3_PODF		113
123#define IMX6UL_CLK_LCDIF_PRED		114
124#define IMX6UL_CLK_LCDIF_PODF		115
125#define IMX6UL_CLK_SIM_PODF		116
126#define IMX6UL_CLK_QSPI1_PDOF		117
127#define IMX6UL_CLK_ENFC_PRED		118
128#define IMX6UL_CLK_ENFC_PODF		119
129#define IMX6UL_CLK_CAN_PODF		120
130#define IMX6UL_CLK_ECSPI_PODF		121
131#define IMX6UL_CLK_UART_PODF		122
132#define IMX6UL_CLK_ADC1			123
133#define IMX6UL_CLK_ADC2			124
134#define IMX6UL_CLK_AIPSTZ1		125
135#define IMX6UL_CLK_AIPSTZ2		126
136#define IMX6UL_CLK_AIPSTZ3		127
137#define IMX6UL_CLK_APBHDMA		128
138#define IMX6UL_CLK_ASRC_IPG		129
139#define IMX6UL_CLK_ASRC_MEM		130
140#define IMX6UL_CLK_GPMI_BCH_APB		131
141#define IMX6UL_CLK_GPMI_BCH		132
142#define IMX6UL_CLK_GPMI_IO		133
143#define IMX6UL_CLK_GPMI_APB		134
144#define IMX6UL_CLK_CAAM_MEM		135
145#define IMX6UL_CLK_CAAM_ACLK		136
146#define IMX6UL_CLK_CAAM_IPG		137
147#define IMX6UL_CLK_CSI			138
148#define IMX6UL_CLK_ECSPI1		139
149#define IMX6UL_CLK_ECSPI2		140
150#define IMX6UL_CLK_ECSPI3		141
151#define IMX6UL_CLK_ECSPI4		142
152#define IMX6UL_CLK_EIM			143
153#define IMX6UL_CLK_ENET			144
154#define IMX6UL_CLK_ENET_AHB		145
155#define IMX6UL_CLK_EPIT1		146
156#define IMX6UL_CLK_EPIT2		147
157#define IMX6UL_CLK_CAN1_IPG		148
158#define IMX6UL_CLK_CAN1_SERIAL		149
159#define IMX6UL_CLK_CAN2_IPG		150
160#define IMX6UL_CLK_CAN2_SERIAL		151
161#define IMX6UL_CLK_GPT1_BUS		152
162#define IMX6UL_CLK_GPT1_SERIAL		153
163#define IMX6UL_CLK_GPT2_BUS		154
164#define IMX6UL_CLK_GPT2_SERIAL		155
165#define IMX6UL_CLK_I2C1			156
166#define IMX6UL_CLK_I2C2			157
167#define IMX6UL_CLK_I2C3			158
168#define IMX6UL_CLK_I2C4			159
169#define IMX6UL_CLK_IOMUXC		160
170#define IMX6UL_CLK_LCDIF_APB		161
171#define IMX6UL_CLK_LCDIF_PIX		162
172#define IMX6UL_CLK_MMDC_P0_FAST		163
173#define IMX6UL_CLK_MMDC_P0_IPG		164
174#define IMX6UL_CLK_OCOTP		165
175#define IMX6UL_CLK_OCRAM		166
176#define IMX6UL_CLK_PWM1			167
177#define IMX6UL_CLK_PWM2			168
178#define IMX6UL_CLK_PWM3			169
179#define IMX6UL_CLK_PWM4			170
180#define IMX6UL_CLK_PWM5			171
181#define IMX6UL_CLK_PWM6			172
182#define IMX6UL_CLK_PWM7			173
183#define IMX6UL_CLK_PWM8			174
184#define IMX6UL_CLK_PXP			175
185#define IMX6UL_CLK_QSPI			176
186#define IMX6UL_CLK_ROM			177
187#define IMX6UL_CLK_SAI1			178
188#define IMX6UL_CLK_SAI1_IPG		179
189#define IMX6UL_CLK_SAI2			180
190#define IMX6UL_CLK_SAI2_IPG		181
191#define IMX6UL_CLK_SAI3			182
192#define IMX6UL_CLK_SAI3_IPG		183
193#define IMX6UL_CLK_SDMA			184
194#define IMX6UL_CLK_SIM			185
195#define IMX6UL_CLK_SIM_S		186
196#define IMX6UL_CLK_SPBA			187
197#define IMX6UL_CLK_SPDIF		188
198#define IMX6UL_CLK_UART1_IPG		189
199#define IMX6UL_CLK_UART1_SERIAL		190
200#define IMX6UL_CLK_UART2_IPG		191
201#define IMX6UL_CLK_UART2_SERIAL		192
202#define IMX6UL_CLK_UART3_IPG		193
203#define IMX6UL_CLK_UART3_SERIAL		194
204#define IMX6UL_CLK_UART4_IPG		195
205#define IMX6UL_CLK_UART4_SERIAL		196
206#define IMX6UL_CLK_UART5_IPG		197
207#define IMX6UL_CLK_UART5_SERIAL		198
208#define IMX6UL_CLK_UART6_IPG		199
209#define IMX6UL_CLK_UART6_SERIAL		200
210#define IMX6UL_CLK_UART7_IPG		201
211#define IMX6UL_CLK_UART7_SERIAL		202
212#define IMX6UL_CLK_UART8_IPG		203
213#define IMX6UL_CLK_UART8_SERIAL		204
214#define IMX6UL_CLK_USBOH3		205
215#define IMX6UL_CLK_USDHC1		206
216#define IMX6UL_CLK_USDHC2		207
217#define IMX6UL_CLK_WDOG1		208
218#define IMX6UL_CLK_WDOG2		209
219#define IMX6UL_CLK_WDOG3		210
220#define IMX6UL_CLK_LDB_DI0		211
221#define IMX6UL_CLK_AXI			212
222#define IMX6UL_CLK_SPDIF_GCLK		213
223#define IMX6UL_CLK_GPT_3M		214
224#define IMX6UL_CLK_SIM2			215
225#define IMX6UL_CLK_SIM1			216
226#define IMX6UL_CLK_IPP_DI0		217
227#define IMX6UL_CLK_IPP_DI1		218
228#define IMX6UL_CA7_SECONDARY_SEL	219
229#define IMX6UL_CLK_PER_BCH		220
230#define IMX6UL_CLK_CSI_SEL		221
231#define IMX6UL_CLK_CSI_PODF		222
232#define IMX6UL_CLK_PLL3_120M		223
233#define IMX6UL_CLK_KPP			224
234#define IMX6ULL_CLK_ESAI_PRED		225
235#define IMX6ULL_CLK_ESAI_PODF		226
236#define IMX6ULL_CLK_ESAI_EXTAL		227
237#define IMX6ULL_CLK_ESAI_MEM		228
238#define IMX6ULL_CLK_ESAI_IPG		229
239#define IMX6ULL_CLK_DCP_CLK		230
240#define IMX6ULL_CLK_EPDC_PRE_SEL	231
241#define IMX6ULL_CLK_EPDC_SEL		232
242#define IMX6ULL_CLK_EPDC_PODF		233
243#define IMX6ULL_CLK_EPDC_ACLK		234
244#define IMX6ULL_CLK_EPDC_PIX		235
245#define IMX6ULL_CLK_ESAI_SEL		236
246#define IMX6UL_CLK_CKO1_SEL		237
247#define IMX6UL_CLK_CKO1_PODF		238
248#define IMX6UL_CLK_CKO1			239
249#define IMX6UL_CLK_CKO2_SEL		240
250#define IMX6UL_CLK_CKO2_PODF		241
251#define IMX6UL_CLK_CKO2			242
252#define IMX6UL_CLK_CKO			243
253#define IMX6UL_CLK_GPIO1		244
254#define IMX6UL_CLK_GPIO2		245
255#define IMX6UL_CLK_GPIO3		246
256#define IMX6UL_CLK_GPIO4		247
257#define IMX6UL_CLK_GPIO5		248
258#define IMX6UL_CLK_MMDC_P1_IPG		249
259
260#define IMX6UL_CLK_END			250
261
262#endif /* __DT_BINDINGS_CLOCK_IMX6UL_H */
v5.4
  1/* SPDX-License-Identifier: GPL-2.0-only */
  2/*
  3 * Copyright (C) 2015 Freescale Semiconductor, Inc.
  4 */
  5
  6#ifndef __DT_BINDINGS_CLOCK_IMX6UL_H
  7#define __DT_BINDINGS_CLOCK_IMX6UL_H
  8
  9#define IMX6UL_CLK_DUMMY		0
 10#define IMX6UL_CLK_CKIL			1
 11#define IMX6UL_CLK_CKIH			2
 12#define IMX6UL_CLK_OSC			3
 13#define IMX6UL_PLL1_BYPASS_SRC		4
 14#define IMX6UL_PLL2_BYPASS_SRC		5
 15#define IMX6UL_PLL3_BYPASS_SRC		6
 16#define IMX6UL_PLL4_BYPASS_SRC		7
 17#define IMX6UL_PLL5_BYPASS_SRC		8
 18#define IMX6UL_PLL6_BYPASS_SRC		9
 19#define IMX6UL_PLL7_BYPASS_SRC		10
 20#define IMX6UL_CLK_PLL1			11
 21#define IMX6UL_CLK_PLL2			12
 22#define IMX6UL_CLK_PLL3			13
 23#define IMX6UL_CLK_PLL4			14
 24#define IMX6UL_CLK_PLL5			15
 25#define IMX6UL_CLK_PLL6			16
 26#define IMX6UL_CLK_PLL7			17
 27#define IMX6UL_PLL1_BYPASS		18
 28#define IMX6UL_PLL2_BYPASS		19
 29#define IMX6UL_PLL3_BYPASS		20
 30#define IMX6UL_PLL4_BYPASS		21
 31#define IMX6UL_PLL5_BYPASS		22
 32#define IMX6UL_PLL6_BYPASS		23
 33#define IMX6UL_PLL7_BYPASS		24
 34#define IMX6UL_CLK_PLL1_SYS		25
 35#define IMX6UL_CLK_PLL2_BUS		26
 36#define IMX6UL_CLK_PLL3_USB_OTG		27
 37#define IMX6UL_CLK_PLL4_AUDIO		28
 38#define IMX6UL_CLK_PLL5_VIDEO		29
 39#define IMX6UL_CLK_PLL6_ENET		30
 40#define IMX6UL_CLK_PLL7_USB_HOST	31
 41#define IMX6UL_CLK_USBPHY1		32
 42#define IMX6UL_CLK_USBPHY2		33
 43#define IMX6UL_CLK_USBPHY1_GATE		34
 44#define IMX6UL_CLK_USBPHY2_GATE		35
 45#define IMX6UL_CLK_PLL2_PFD0		36
 46#define IMX6UL_CLK_PLL2_PFD1		37
 47#define IMX6UL_CLK_PLL2_PFD2		38
 48#define IMX6UL_CLK_PLL2_PFD3		39
 49#define IMX6UL_CLK_PLL3_PFD0		40
 50#define IMX6UL_CLK_PLL3_PFD1		41
 51#define IMX6UL_CLK_PLL3_PFD2		42
 52#define IMX6UL_CLK_PLL3_PFD3		43
 53#define IMX6UL_CLK_ENET_REF		44
 54#define IMX6UL_CLK_ENET2_REF		45
 55#define IMX6UL_CLK_ENET2_REF_125M	46
 56#define IMX6UL_CLK_ENET_PTP_REF		47
 57#define IMX6UL_CLK_ENET_PTP		48
 58#define IMX6UL_CLK_PLL4_POST_DIV	49
 59#define IMX6UL_CLK_PLL4_AUDIO_DIV	50
 60#define IMX6UL_CLK_PLL5_POST_DIV	51
 61#define IMX6UL_CLK_PLL5_VIDEO_DIV	52
 62#define IMX6UL_CLK_PLL2_198M		53
 63#define IMX6UL_CLK_PLL3_80M		54
 64#define IMX6UL_CLK_PLL3_60M		55
 65#define IMX6UL_CLK_STEP			56
 66#define IMX6UL_CLK_PLL1_SW		57
 67#define IMX6UL_CLK_AXI_ALT_SEL		58
 68#define IMX6UL_CLK_AXI_SEL		59
 69#define IMX6UL_CLK_PERIPH_PRE		60
 70#define IMX6UL_CLK_PERIPH2_PRE		61
 71#define IMX6UL_CLK_PERIPH_CLK2_SEL	62
 72#define IMX6UL_CLK_PERIPH2_CLK2_SEL	63
 73#define IMX6UL_CLK_USDHC1_SEL		64
 74#define IMX6UL_CLK_USDHC2_SEL		65
 75#define IMX6UL_CLK_BCH_SEL		66
 76#define IMX6UL_CLK_GPMI_SEL		67
 77#define IMX6UL_CLK_EIM_SLOW_SEL		68
 78#define IMX6UL_CLK_SPDIF_SEL		69
 79#define IMX6UL_CLK_SAI1_SEL		70
 80#define IMX6UL_CLK_SAI2_SEL		71
 81#define IMX6UL_CLK_SAI3_SEL		72
 82#define IMX6UL_CLK_LCDIF_PRE_SEL	73
 83#define IMX6UL_CLK_SIM_PRE_SEL		74
 84#define IMX6UL_CLK_LDB_DI0_SEL		75
 85#define IMX6UL_CLK_LDB_DI1_SEL		76
 86#define IMX6UL_CLK_ENFC_SEL		77
 87#define IMX6UL_CLK_CAN_SEL		78
 88#define IMX6UL_CLK_ECSPI_SEL		79
 89#define IMX6UL_CLK_UART_SEL		80
 90#define IMX6UL_CLK_QSPI1_SEL		81
 91#define IMX6UL_CLK_PERCLK_SEL		82
 92#define IMX6UL_CLK_LCDIF_SEL		83
 93#define IMX6UL_CLK_SIM_SEL		84
 94#define IMX6UL_CLK_PERIPH		85
 95#define IMX6UL_CLK_PERIPH2		86
 96#define IMX6UL_CLK_LDB_DI0_DIV_3_5	87
 97#define IMX6UL_CLK_LDB_DI0_DIV_7	88
 98#define IMX6UL_CLK_LDB_DI1_DIV_3_5	89
 99#define IMX6UL_CLK_LDB_DI1_DIV_7	90
100#define IMX6UL_CLK_LDB_DI0_DIV_SEL	91
101#define IMX6UL_CLK_LDB_DI1_DIV_SEL	92
102#define IMX6UL_CLK_ARM			93
103#define IMX6UL_CLK_PERIPH_CLK2		94
104#define IMX6UL_CLK_PERIPH2_CLK2		95
105#define IMX6UL_CLK_AHB			96
106#define IMX6UL_CLK_MMDC_PODF		97
107#define IMX6UL_CLK_AXI_PODF		98
108#define IMX6UL_CLK_PERCLK		99
109#define IMX6UL_CLK_IPG			100
110#define IMX6UL_CLK_USDHC1_PODF		101
111#define IMX6UL_CLK_USDHC2_PODF		102
112#define IMX6UL_CLK_BCH_PODF		103
113#define IMX6UL_CLK_GPMI_PODF		104
114#define IMX6UL_CLK_EIM_SLOW_PODF	105
115#define IMX6UL_CLK_SPDIF_PRED		106
116#define IMX6UL_CLK_SPDIF_PODF		107
117#define IMX6UL_CLK_SAI1_PRED		108
118#define IMX6UL_CLK_SAI1_PODF		109
119#define IMX6UL_CLK_SAI2_PRED		110
120#define IMX6UL_CLK_SAI2_PODF		111
121#define IMX6UL_CLK_SAI3_PRED		112
122#define IMX6UL_CLK_SAI3_PODF		113
123#define IMX6UL_CLK_LCDIF_PRED		114
124#define IMX6UL_CLK_LCDIF_PODF		115
125#define IMX6UL_CLK_SIM_PODF		116
126#define IMX6UL_CLK_QSPI1_PDOF		117
127#define IMX6UL_CLK_ENFC_PRED		118
128#define IMX6UL_CLK_ENFC_PODF		119
129#define IMX6UL_CLK_CAN_PODF		120
130#define IMX6UL_CLK_ECSPI_PODF		121
131#define IMX6UL_CLK_UART_PODF		122
132#define IMX6UL_CLK_ADC1			123
133#define IMX6UL_CLK_ADC2			124
134#define IMX6UL_CLK_AIPSTZ1		125
135#define IMX6UL_CLK_AIPSTZ2		126
136#define IMX6UL_CLK_AIPSTZ3		127
137#define IMX6UL_CLK_APBHDMA		128
138#define IMX6UL_CLK_ASRC_IPG		129
139#define IMX6UL_CLK_ASRC_MEM		130
140#define IMX6UL_CLK_GPMI_BCH_APB		131
141#define IMX6UL_CLK_GPMI_BCH		132
142#define IMX6UL_CLK_GPMI_IO		133
143#define IMX6UL_CLK_GPMI_APB		134
144#define IMX6UL_CLK_CAAM_MEM		135
145#define IMX6UL_CLK_CAAM_ACLK		136
146#define IMX6UL_CLK_CAAM_IPG		137
147#define IMX6UL_CLK_CSI			138
148#define IMX6UL_CLK_ECSPI1		139
149#define IMX6UL_CLK_ECSPI2		140
150#define IMX6UL_CLK_ECSPI3		141
151#define IMX6UL_CLK_ECSPI4		142
152#define IMX6UL_CLK_EIM			143
153#define IMX6UL_CLK_ENET			144
154#define IMX6UL_CLK_ENET_AHB		145
155#define IMX6UL_CLK_EPIT1		146
156#define IMX6UL_CLK_EPIT2		147
157#define IMX6UL_CLK_CAN1_IPG		148
158#define IMX6UL_CLK_CAN1_SERIAL		149
159#define IMX6UL_CLK_CAN2_IPG		150
160#define IMX6UL_CLK_CAN2_SERIAL		151
161#define IMX6UL_CLK_GPT1_BUS		152
162#define IMX6UL_CLK_GPT1_SERIAL		153
163#define IMX6UL_CLK_GPT2_BUS		154
164#define IMX6UL_CLK_GPT2_SERIAL		155
165#define IMX6UL_CLK_I2C1			156
166#define IMX6UL_CLK_I2C2			157
167#define IMX6UL_CLK_I2C3			158
168#define IMX6UL_CLK_I2C4			159
169#define IMX6UL_CLK_IOMUXC		160
170#define IMX6UL_CLK_LCDIF_APB		161
171#define IMX6UL_CLK_LCDIF_PIX		162
172#define IMX6UL_CLK_MMDC_P0_FAST		163
173#define IMX6UL_CLK_MMDC_P0_IPG		164
174#define IMX6UL_CLK_OCOTP		165
175#define IMX6UL_CLK_OCRAM		166
176#define IMX6UL_CLK_PWM1			167
177#define IMX6UL_CLK_PWM2			168
178#define IMX6UL_CLK_PWM3			169
179#define IMX6UL_CLK_PWM4			170
180#define IMX6UL_CLK_PWM5			171
181#define IMX6UL_CLK_PWM6			172
182#define IMX6UL_CLK_PWM7			173
183#define IMX6UL_CLK_PWM8			174
184#define IMX6UL_CLK_PXP			175
185#define IMX6UL_CLK_QSPI			176
186#define IMX6UL_CLK_ROM			177
187#define IMX6UL_CLK_SAI1			178
188#define IMX6UL_CLK_SAI1_IPG		179
189#define IMX6UL_CLK_SAI2			180
190#define IMX6UL_CLK_SAI2_IPG		181
191#define IMX6UL_CLK_SAI3			182
192#define IMX6UL_CLK_SAI3_IPG		183
193#define IMX6UL_CLK_SDMA			184
194#define IMX6UL_CLK_SIM			185
195#define IMX6UL_CLK_SIM_S		186
196#define IMX6UL_CLK_SPBA			187
197#define IMX6UL_CLK_SPDIF		188
198#define IMX6UL_CLK_UART1_IPG		189
199#define IMX6UL_CLK_UART1_SERIAL		190
200#define IMX6UL_CLK_UART2_IPG		191
201#define IMX6UL_CLK_UART2_SERIAL		192
202#define IMX6UL_CLK_UART3_IPG		193
203#define IMX6UL_CLK_UART3_SERIAL		194
204#define IMX6UL_CLK_UART4_IPG		195
205#define IMX6UL_CLK_UART4_SERIAL		196
206#define IMX6UL_CLK_UART5_IPG		197
207#define IMX6UL_CLK_UART5_SERIAL		198
208#define IMX6UL_CLK_UART6_IPG		199
209#define IMX6UL_CLK_UART6_SERIAL		200
210#define IMX6UL_CLK_UART7_IPG		201
211#define IMX6UL_CLK_UART7_SERIAL		202
212#define IMX6UL_CLK_UART8_IPG		203
213#define IMX6UL_CLK_UART8_SERIAL		204
214#define IMX6UL_CLK_USBOH3		205
215#define IMX6UL_CLK_USDHC1		206
216#define IMX6UL_CLK_USDHC2		207
217#define IMX6UL_CLK_WDOG1		208
218#define IMX6UL_CLK_WDOG2		209
219#define IMX6UL_CLK_WDOG3		210
220#define IMX6UL_CLK_LDB_DI0		211
221#define IMX6UL_CLK_AXI			212
222#define IMX6UL_CLK_SPDIF_GCLK		213
223#define IMX6UL_CLK_GPT_3M		214
224#define IMX6UL_CLK_SIM2			215
225#define IMX6UL_CLK_SIM1			216
226#define IMX6UL_CLK_IPP_DI0		217
227#define IMX6UL_CLK_IPP_DI1		218
228#define IMX6UL_CA7_SECONDARY_SEL	219
229#define IMX6UL_CLK_PER_BCH		220
230#define IMX6UL_CLK_CSI_SEL		221
231#define IMX6UL_CLK_CSI_PODF		222
232#define IMX6UL_CLK_PLL3_120M		223
233#define IMX6UL_CLK_KPP			224
234#define IMX6ULL_CLK_ESAI_PRED		225
235#define IMX6ULL_CLK_ESAI_PODF		226
236#define IMX6ULL_CLK_ESAI_EXTAL		227
237#define IMX6ULL_CLK_ESAI_MEM		228
238#define IMX6ULL_CLK_ESAI_IPG		229
239#define IMX6ULL_CLK_DCP_CLK		230
240#define IMX6ULL_CLK_EPDC_PRE_SEL	231
241#define IMX6ULL_CLK_EPDC_SEL		232
242#define IMX6ULL_CLK_EPDC_PODF		233
243#define IMX6ULL_CLK_EPDC_ACLK		234
244#define IMX6ULL_CLK_EPDC_PIX		235
245#define IMX6ULL_CLK_ESAI_SEL		236
246#define IMX6UL_CLK_CKO1_SEL		237
247#define IMX6UL_CLK_CKO1_PODF		238
248#define IMX6UL_CLK_CKO1			239
249#define IMX6UL_CLK_CKO2_SEL		240
250#define IMX6UL_CLK_CKO2_PODF		241
251#define IMX6UL_CLK_CKO2			242
252#define IMX6UL_CLK_CKO			243
253#define IMX6UL_CLK_GPIO1		244
254#define IMX6UL_CLK_GPIO2		245
255#define IMX6UL_CLK_GPIO3		246
256#define IMX6UL_CLK_GPIO4		247
257#define IMX6UL_CLK_GPIO5		248
258#define IMX6UL_CLK_MMDC_P1_IPG		249
259
260#define IMX6UL_CLK_END			250
261
262#endif /* __DT_BINDINGS_CLOCK_IMX6UL_H */