Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2011-2012 Avionic Design GmbH
4 */
5
6#include <linux/gpio/driver.h>
7#include <linux/i2c.h>
8#include <linux/interrupt.h>
9#include <linux/mod_devicetable.h>
10#include <linux/module.h>
11#include <linux/property.h>
12#include <linux/seq_file.h>
13#include <linux/slab.h>
14
15#define GPIO_DDR(gpio) (0x00 << (gpio)->reg_shift)
16#define GPIO_PLR(gpio) (0x01 << (gpio)->reg_shift)
17#define GPIO_IER(gpio) (0x02 << (gpio)->reg_shift)
18#define GPIO_ISR(gpio) (0x03 << (gpio)->reg_shift)
19#define GPIO_PTR(gpio) (0x04 << (gpio)->reg_shift)
20
21struct adnp {
22 struct i2c_client *client;
23 struct gpio_chip gpio;
24 unsigned int reg_shift;
25
26 struct mutex i2c_lock;
27 struct mutex irq_lock;
28
29 u8 *irq_enable;
30 u8 *irq_level;
31 u8 *irq_rise;
32 u8 *irq_fall;
33 u8 *irq_high;
34 u8 *irq_low;
35};
36
37static int adnp_read(struct adnp *adnp, unsigned offset, uint8_t *value)
38{
39 int err;
40
41 err = i2c_smbus_read_byte_data(adnp->client, offset);
42 if (err < 0) {
43 dev_err(adnp->gpio.parent, "%s failed: %d\n",
44 "i2c_smbus_read_byte_data()", err);
45 return err;
46 }
47
48 *value = err;
49 return 0;
50}
51
52static int adnp_write(struct adnp *adnp, unsigned offset, uint8_t value)
53{
54 int err;
55
56 err = i2c_smbus_write_byte_data(adnp->client, offset, value);
57 if (err < 0) {
58 dev_err(adnp->gpio.parent, "%s failed: %d\n",
59 "i2c_smbus_write_byte_data()", err);
60 return err;
61 }
62
63 return 0;
64}
65
66static int adnp_gpio_get(struct gpio_chip *chip, unsigned offset)
67{
68 struct adnp *adnp = gpiochip_get_data(chip);
69 unsigned int reg = offset >> adnp->reg_shift;
70 unsigned int pos = offset & 7;
71 u8 value;
72 int err;
73
74 err = adnp_read(adnp, GPIO_PLR(adnp) + reg, &value);
75 if (err < 0)
76 return err;
77
78 return (value & BIT(pos)) ? 1 : 0;
79}
80
81static void __adnp_gpio_set(struct adnp *adnp, unsigned offset, int value)
82{
83 unsigned int reg = offset >> adnp->reg_shift;
84 unsigned int pos = offset & 7;
85 int err;
86 u8 val;
87
88 err = adnp_read(adnp, GPIO_PLR(adnp) + reg, &val);
89 if (err < 0)
90 return;
91
92 if (value)
93 val |= BIT(pos);
94 else
95 val &= ~BIT(pos);
96
97 adnp_write(adnp, GPIO_PLR(adnp) + reg, val);
98}
99
100static void adnp_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
101{
102 struct adnp *adnp = gpiochip_get_data(chip);
103
104 mutex_lock(&adnp->i2c_lock);
105 __adnp_gpio_set(adnp, offset, value);
106 mutex_unlock(&adnp->i2c_lock);
107}
108
109static int adnp_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
110{
111 struct adnp *adnp = gpiochip_get_data(chip);
112 unsigned int reg = offset >> adnp->reg_shift;
113 unsigned int pos = offset & 7;
114 u8 value;
115 int err;
116
117 mutex_lock(&adnp->i2c_lock);
118
119 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &value);
120 if (err < 0)
121 goto out;
122
123 value &= ~BIT(pos);
124
125 err = adnp_write(adnp, GPIO_DDR(adnp) + reg, value);
126 if (err < 0)
127 goto out;
128
129 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &value);
130 if (err < 0)
131 goto out;
132
133 if (value & BIT(pos)) {
134 err = -EPERM;
135 goto out;
136 }
137
138 err = 0;
139
140out:
141 mutex_unlock(&adnp->i2c_lock);
142 return err;
143}
144
145static int adnp_gpio_direction_output(struct gpio_chip *chip, unsigned offset,
146 int value)
147{
148 struct adnp *adnp = gpiochip_get_data(chip);
149 unsigned int reg = offset >> adnp->reg_shift;
150 unsigned int pos = offset & 7;
151 int err;
152 u8 val;
153
154 mutex_lock(&adnp->i2c_lock);
155
156 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &val);
157 if (err < 0)
158 goto out;
159
160 val |= BIT(pos);
161
162 err = adnp_write(adnp, GPIO_DDR(adnp) + reg, val);
163 if (err < 0)
164 goto out;
165
166 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &val);
167 if (err < 0)
168 goto out;
169
170 if (!(val & BIT(pos))) {
171 err = -EPERM;
172 goto out;
173 }
174
175 __adnp_gpio_set(adnp, offset, value);
176 err = 0;
177
178out:
179 mutex_unlock(&adnp->i2c_lock);
180 return err;
181}
182
183static void adnp_gpio_dbg_show(struct seq_file *s, struct gpio_chip *chip)
184{
185 struct adnp *adnp = gpiochip_get_data(chip);
186 unsigned int num_regs = 1 << adnp->reg_shift, i, j;
187 int err;
188
189 for (i = 0; i < num_regs; i++) {
190 u8 ddr, plr, ier, isr;
191
192 mutex_lock(&adnp->i2c_lock);
193
194 err = adnp_read(adnp, GPIO_DDR(adnp) + i, &ddr);
195 if (err < 0)
196 goto unlock;
197
198 err = adnp_read(adnp, GPIO_PLR(adnp) + i, &plr);
199 if (err < 0)
200 goto unlock;
201
202 err = adnp_read(adnp, GPIO_IER(adnp) + i, &ier);
203 if (err < 0)
204 goto unlock;
205
206 err = adnp_read(adnp, GPIO_ISR(adnp) + i, &isr);
207 if (err < 0)
208 goto unlock;
209
210 mutex_unlock(&adnp->i2c_lock);
211
212 for (j = 0; j < 8; j++) {
213 unsigned int bit = (i << adnp->reg_shift) + j;
214 const char *direction = "input ";
215 const char *level = "low ";
216 const char *interrupt = "disabled";
217 const char *pending = "";
218
219 if (ddr & BIT(j))
220 direction = "output";
221
222 if (plr & BIT(j))
223 level = "high";
224
225 if (ier & BIT(j))
226 interrupt = "enabled ";
227
228 if (isr & BIT(j))
229 pending = "pending";
230
231 seq_printf(s, "%2u: %s %s IRQ %s %s\n", bit,
232 direction, level, interrupt, pending);
233 }
234 }
235
236 return;
237
238unlock:
239 mutex_unlock(&adnp->i2c_lock);
240}
241
242static irqreturn_t adnp_irq(int irq, void *data)
243{
244 struct adnp *adnp = data;
245 unsigned int num_regs, i;
246
247 num_regs = 1 << adnp->reg_shift;
248
249 for (i = 0; i < num_regs; i++) {
250 unsigned int base = i << adnp->reg_shift, bit;
251 u8 changed, level, isr, ier;
252 unsigned long pending;
253 int err;
254
255 mutex_lock(&adnp->i2c_lock);
256
257 err = adnp_read(adnp, GPIO_PLR(adnp) + i, &level);
258 if (err < 0) {
259 mutex_unlock(&adnp->i2c_lock);
260 continue;
261 }
262
263 err = adnp_read(adnp, GPIO_ISR(adnp) + i, &isr);
264 if (err < 0) {
265 mutex_unlock(&adnp->i2c_lock);
266 continue;
267 }
268
269 err = adnp_read(adnp, GPIO_IER(adnp) + i, &ier);
270 if (err < 0) {
271 mutex_unlock(&adnp->i2c_lock);
272 continue;
273 }
274
275 mutex_unlock(&adnp->i2c_lock);
276
277 /* determine pins that changed levels */
278 changed = level ^ adnp->irq_level[i];
279
280 /* compute edge-triggered interrupts */
281 pending = changed & ((adnp->irq_fall[i] & ~level) |
282 (adnp->irq_rise[i] & level));
283
284 /* add in level-triggered interrupts */
285 pending |= (adnp->irq_high[i] & level) |
286 (adnp->irq_low[i] & ~level);
287
288 /* mask out non-pending and disabled interrupts */
289 pending &= isr & ier;
290
291 for_each_set_bit(bit, &pending, 8) {
292 unsigned int child_irq;
293 child_irq = irq_find_mapping(adnp->gpio.irq.domain,
294 base + bit);
295 handle_nested_irq(child_irq);
296 }
297 }
298
299 return IRQ_HANDLED;
300}
301
302static void adnp_irq_mask(struct irq_data *d)
303{
304 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
305 struct adnp *adnp = gpiochip_get_data(gc);
306 unsigned int reg = d->hwirq >> adnp->reg_shift;
307 unsigned int pos = d->hwirq & 7;
308
309 adnp->irq_enable[reg] &= ~BIT(pos);
310}
311
312static void adnp_irq_unmask(struct irq_data *d)
313{
314 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
315 struct adnp *adnp = gpiochip_get_data(gc);
316 unsigned int reg = d->hwirq >> adnp->reg_shift;
317 unsigned int pos = d->hwirq & 7;
318
319 adnp->irq_enable[reg] |= BIT(pos);
320}
321
322static int adnp_irq_set_type(struct irq_data *d, unsigned int type)
323{
324 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
325 struct adnp *adnp = gpiochip_get_data(gc);
326 unsigned int reg = d->hwirq >> adnp->reg_shift;
327 unsigned int pos = d->hwirq & 7;
328
329 if (type & IRQ_TYPE_EDGE_RISING)
330 adnp->irq_rise[reg] |= BIT(pos);
331 else
332 adnp->irq_rise[reg] &= ~BIT(pos);
333
334 if (type & IRQ_TYPE_EDGE_FALLING)
335 adnp->irq_fall[reg] |= BIT(pos);
336 else
337 adnp->irq_fall[reg] &= ~BIT(pos);
338
339 if (type & IRQ_TYPE_LEVEL_HIGH)
340 adnp->irq_high[reg] |= BIT(pos);
341 else
342 adnp->irq_high[reg] &= ~BIT(pos);
343
344 if (type & IRQ_TYPE_LEVEL_LOW)
345 adnp->irq_low[reg] |= BIT(pos);
346 else
347 adnp->irq_low[reg] &= ~BIT(pos);
348
349 return 0;
350}
351
352static void adnp_irq_bus_lock(struct irq_data *d)
353{
354 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
355 struct adnp *adnp = gpiochip_get_data(gc);
356
357 mutex_lock(&adnp->irq_lock);
358}
359
360static void adnp_irq_bus_unlock(struct irq_data *d)
361{
362 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
363 struct adnp *adnp = gpiochip_get_data(gc);
364 unsigned int num_regs = 1 << adnp->reg_shift, i;
365
366 mutex_lock(&adnp->i2c_lock);
367
368 for (i = 0; i < num_regs; i++)
369 adnp_write(adnp, GPIO_IER(adnp) + i, adnp->irq_enable[i]);
370
371 mutex_unlock(&adnp->i2c_lock);
372 mutex_unlock(&adnp->irq_lock);
373}
374
375static struct irq_chip adnp_irq_chip = {
376 .name = "gpio-adnp",
377 .irq_mask = adnp_irq_mask,
378 .irq_unmask = adnp_irq_unmask,
379 .irq_set_type = adnp_irq_set_type,
380 .irq_bus_lock = adnp_irq_bus_lock,
381 .irq_bus_sync_unlock = adnp_irq_bus_unlock,
382};
383
384static int adnp_irq_setup(struct adnp *adnp)
385{
386 unsigned int num_regs = 1 << adnp->reg_shift, i;
387 struct gpio_chip *chip = &adnp->gpio;
388 int err;
389
390 mutex_init(&adnp->irq_lock);
391
392 /*
393 * Allocate memory to keep track of the current level and trigger
394 * modes of the interrupts. To avoid multiple allocations, a single
395 * large buffer is allocated and pointers are setup to point at the
396 * corresponding offsets. For consistency, the layout of the buffer
397 * is chosen to match the register layout of the hardware in that
398 * each segment contains the corresponding bits for all interrupts.
399 */
400 adnp->irq_enable = devm_kcalloc(chip->parent, num_regs, 6,
401 GFP_KERNEL);
402 if (!adnp->irq_enable)
403 return -ENOMEM;
404
405 adnp->irq_level = adnp->irq_enable + (num_regs * 1);
406 adnp->irq_rise = adnp->irq_enable + (num_regs * 2);
407 adnp->irq_fall = adnp->irq_enable + (num_regs * 3);
408 adnp->irq_high = adnp->irq_enable + (num_regs * 4);
409 adnp->irq_low = adnp->irq_enable + (num_regs * 5);
410
411 for (i = 0; i < num_regs; i++) {
412 /*
413 * Read the initial level of all pins to allow the emulation
414 * of edge triggered interrupts.
415 */
416 err = adnp_read(adnp, GPIO_PLR(adnp) + i, &adnp->irq_level[i]);
417 if (err < 0)
418 return err;
419
420 /* disable all interrupts */
421 err = adnp_write(adnp, GPIO_IER(adnp) + i, 0);
422 if (err < 0)
423 return err;
424
425 adnp->irq_enable[i] = 0x00;
426 }
427
428 err = devm_request_threaded_irq(chip->parent, adnp->client->irq,
429 NULL, adnp_irq,
430 IRQF_TRIGGER_RISING | IRQF_ONESHOT,
431 dev_name(chip->parent), adnp);
432 if (err != 0) {
433 dev_err(chip->parent, "can't request IRQ#%d: %d\n",
434 adnp->client->irq, err);
435 return err;
436 }
437
438 return 0;
439}
440
441static int adnp_gpio_setup(struct adnp *adnp, unsigned int num_gpios,
442 bool is_irq_controller)
443{
444 struct gpio_chip *chip = &adnp->gpio;
445 int err;
446
447 adnp->reg_shift = get_count_order(num_gpios) - 3;
448
449 chip->direction_input = adnp_gpio_direction_input;
450 chip->direction_output = adnp_gpio_direction_output;
451 chip->get = adnp_gpio_get;
452 chip->set = adnp_gpio_set;
453 chip->can_sleep = true;
454
455 if (IS_ENABLED(CONFIG_DEBUG_FS))
456 chip->dbg_show = adnp_gpio_dbg_show;
457
458 chip->base = -1;
459 chip->ngpio = num_gpios;
460 chip->label = adnp->client->name;
461 chip->parent = &adnp->client->dev;
462 chip->owner = THIS_MODULE;
463
464 if (is_irq_controller) {
465 struct gpio_irq_chip *girq;
466
467 err = adnp_irq_setup(adnp);
468 if (err)
469 return err;
470
471 girq = &chip->irq;
472 girq->chip = &adnp_irq_chip;
473 /* This will let us handle the parent IRQ in the driver */
474 girq->parent_handler = NULL;
475 girq->num_parents = 0;
476 girq->parents = NULL;
477 girq->default_type = IRQ_TYPE_NONE;
478 girq->handler = handle_simple_irq;
479 girq->threaded = true;
480 }
481
482 err = devm_gpiochip_add_data(&adnp->client->dev, chip, adnp);
483 if (err)
484 return err;
485
486 return 0;
487}
488
489static int adnp_i2c_probe(struct i2c_client *client)
490{
491 struct device *dev = &client->dev;
492 struct adnp *adnp;
493 u32 num_gpios;
494 int err;
495
496 err = device_property_read_u32(dev, "nr-gpios", &num_gpios);
497 if (err < 0)
498 return err;
499
500 adnp = devm_kzalloc(&client->dev, sizeof(*adnp), GFP_KERNEL);
501 if (!adnp)
502 return -ENOMEM;
503
504 mutex_init(&adnp->i2c_lock);
505 adnp->client = client;
506
507 err = adnp_gpio_setup(adnp, num_gpios, device_property_read_bool(dev, "interrupt-controller"));
508 if (err)
509 return err;
510
511 i2c_set_clientdata(client, adnp);
512
513 return 0;
514}
515
516static const struct i2c_device_id adnp_i2c_id[] = {
517 { "gpio-adnp" },
518 { },
519};
520MODULE_DEVICE_TABLE(i2c, adnp_i2c_id);
521
522static const struct of_device_id adnp_of_match[] = {
523 { .compatible = "ad,gpio-adnp", },
524 { },
525};
526MODULE_DEVICE_TABLE(of, adnp_of_match);
527
528static struct i2c_driver adnp_i2c_driver = {
529 .driver = {
530 .name = "gpio-adnp",
531 .of_match_table = adnp_of_match,
532 },
533 .probe_new = adnp_i2c_probe,
534 .id_table = adnp_i2c_id,
535};
536module_i2c_driver(adnp_i2c_driver);
537
538MODULE_DESCRIPTION("Avionic Design N-bit GPIO expander");
539MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
540MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2011-2012 Avionic Design GmbH
4 */
5
6#include <linux/gpio/driver.h>
7#include <linux/i2c.h>
8#include <linux/interrupt.h>
9#include <linux/module.h>
10#include <linux/of_irq.h>
11#include <linux/seq_file.h>
12#include <linux/slab.h>
13
14#define GPIO_DDR(gpio) (0x00 << (gpio)->reg_shift)
15#define GPIO_PLR(gpio) (0x01 << (gpio)->reg_shift)
16#define GPIO_IER(gpio) (0x02 << (gpio)->reg_shift)
17#define GPIO_ISR(gpio) (0x03 << (gpio)->reg_shift)
18#define GPIO_PTR(gpio) (0x04 << (gpio)->reg_shift)
19
20struct adnp {
21 struct i2c_client *client;
22 struct gpio_chip gpio;
23 unsigned int reg_shift;
24
25 struct mutex i2c_lock;
26 struct mutex irq_lock;
27
28 u8 *irq_enable;
29 u8 *irq_level;
30 u8 *irq_rise;
31 u8 *irq_fall;
32 u8 *irq_high;
33 u8 *irq_low;
34};
35
36static int adnp_read(struct adnp *adnp, unsigned offset, uint8_t *value)
37{
38 int err;
39
40 err = i2c_smbus_read_byte_data(adnp->client, offset);
41 if (err < 0) {
42 dev_err(adnp->gpio.parent, "%s failed: %d\n",
43 "i2c_smbus_read_byte_data()", err);
44 return err;
45 }
46
47 *value = err;
48 return 0;
49}
50
51static int adnp_write(struct adnp *adnp, unsigned offset, uint8_t value)
52{
53 int err;
54
55 err = i2c_smbus_write_byte_data(adnp->client, offset, value);
56 if (err < 0) {
57 dev_err(adnp->gpio.parent, "%s failed: %d\n",
58 "i2c_smbus_write_byte_data()", err);
59 return err;
60 }
61
62 return 0;
63}
64
65static int adnp_gpio_get(struct gpio_chip *chip, unsigned offset)
66{
67 struct adnp *adnp = gpiochip_get_data(chip);
68 unsigned int reg = offset >> adnp->reg_shift;
69 unsigned int pos = offset & 7;
70 u8 value;
71 int err;
72
73 err = adnp_read(adnp, GPIO_PLR(adnp) + reg, &value);
74 if (err < 0)
75 return err;
76
77 return (value & BIT(pos)) ? 1 : 0;
78}
79
80static void __adnp_gpio_set(struct adnp *adnp, unsigned offset, int value)
81{
82 unsigned int reg = offset >> adnp->reg_shift;
83 unsigned int pos = offset & 7;
84 int err;
85 u8 val;
86
87 err = adnp_read(adnp, GPIO_PLR(adnp) + reg, &val);
88 if (err < 0)
89 return;
90
91 if (value)
92 val |= BIT(pos);
93 else
94 val &= ~BIT(pos);
95
96 adnp_write(adnp, GPIO_PLR(adnp) + reg, val);
97}
98
99static void adnp_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
100{
101 struct adnp *adnp = gpiochip_get_data(chip);
102
103 mutex_lock(&adnp->i2c_lock);
104 __adnp_gpio_set(adnp, offset, value);
105 mutex_unlock(&adnp->i2c_lock);
106}
107
108static int adnp_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
109{
110 struct adnp *adnp = gpiochip_get_data(chip);
111 unsigned int reg = offset >> adnp->reg_shift;
112 unsigned int pos = offset & 7;
113 u8 value;
114 int err;
115
116 mutex_lock(&adnp->i2c_lock);
117
118 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &value);
119 if (err < 0)
120 goto out;
121
122 value &= ~BIT(pos);
123
124 err = adnp_write(adnp, GPIO_DDR(adnp) + reg, value);
125 if (err < 0)
126 goto out;
127
128 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &value);
129 if (err < 0)
130 goto out;
131
132 if (value & BIT(pos)) {
133 err = -EPERM;
134 goto out;
135 }
136
137 err = 0;
138
139out:
140 mutex_unlock(&adnp->i2c_lock);
141 return err;
142}
143
144static int adnp_gpio_direction_output(struct gpio_chip *chip, unsigned offset,
145 int value)
146{
147 struct adnp *adnp = gpiochip_get_data(chip);
148 unsigned int reg = offset >> adnp->reg_shift;
149 unsigned int pos = offset & 7;
150 int err;
151 u8 val;
152
153 mutex_lock(&adnp->i2c_lock);
154
155 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &val);
156 if (err < 0)
157 goto out;
158
159 val |= BIT(pos);
160
161 err = adnp_write(adnp, GPIO_DDR(adnp) + reg, val);
162 if (err < 0)
163 goto out;
164
165 err = adnp_read(adnp, GPIO_DDR(adnp) + reg, &val);
166 if (err < 0)
167 goto out;
168
169 if (!(val & BIT(pos))) {
170 err = -EPERM;
171 goto out;
172 }
173
174 __adnp_gpio_set(adnp, offset, value);
175 err = 0;
176
177out:
178 mutex_unlock(&adnp->i2c_lock);
179 return err;
180}
181
182static void adnp_gpio_dbg_show(struct seq_file *s, struct gpio_chip *chip)
183{
184 struct adnp *adnp = gpiochip_get_data(chip);
185 unsigned int num_regs = 1 << adnp->reg_shift, i, j;
186 int err;
187
188 for (i = 0; i < num_regs; i++) {
189 u8 ddr, plr, ier, isr;
190
191 mutex_lock(&adnp->i2c_lock);
192
193 err = adnp_read(adnp, GPIO_DDR(adnp) + i, &ddr);
194 if (err < 0)
195 goto unlock;
196
197 err = adnp_read(adnp, GPIO_PLR(adnp) + i, &plr);
198 if (err < 0)
199 goto unlock;
200
201 err = adnp_read(adnp, GPIO_IER(adnp) + i, &ier);
202 if (err < 0)
203 goto unlock;
204
205 err = adnp_read(adnp, GPIO_ISR(adnp) + i, &isr);
206 if (err < 0)
207 goto unlock;
208
209 mutex_unlock(&adnp->i2c_lock);
210
211 for (j = 0; j < 8; j++) {
212 unsigned int bit = (i << adnp->reg_shift) + j;
213 const char *direction = "input ";
214 const char *level = "low ";
215 const char *interrupt = "disabled";
216 const char *pending = "";
217
218 if (ddr & BIT(j))
219 direction = "output";
220
221 if (plr & BIT(j))
222 level = "high";
223
224 if (ier & BIT(j))
225 interrupt = "enabled ";
226
227 if (isr & BIT(j))
228 pending = "pending";
229
230 seq_printf(s, "%2u: %s %s IRQ %s %s\n", bit,
231 direction, level, interrupt, pending);
232 }
233 }
234
235 return;
236
237unlock:
238 mutex_unlock(&adnp->i2c_lock);
239}
240
241static int adnp_gpio_setup(struct adnp *adnp, unsigned int num_gpios)
242{
243 struct gpio_chip *chip = &adnp->gpio;
244 int err;
245
246 adnp->reg_shift = get_count_order(num_gpios) - 3;
247
248 chip->direction_input = adnp_gpio_direction_input;
249 chip->direction_output = adnp_gpio_direction_output;
250 chip->get = adnp_gpio_get;
251 chip->set = adnp_gpio_set;
252 chip->can_sleep = true;
253
254 if (IS_ENABLED(CONFIG_DEBUG_FS))
255 chip->dbg_show = adnp_gpio_dbg_show;
256
257 chip->base = -1;
258 chip->ngpio = num_gpios;
259 chip->label = adnp->client->name;
260 chip->parent = &adnp->client->dev;
261 chip->of_node = chip->parent->of_node;
262 chip->owner = THIS_MODULE;
263
264 err = devm_gpiochip_add_data(&adnp->client->dev, chip, adnp);
265 if (err)
266 return err;
267
268 return 0;
269}
270
271static irqreturn_t adnp_irq(int irq, void *data)
272{
273 struct adnp *adnp = data;
274 unsigned int num_regs, i;
275
276 num_regs = 1 << adnp->reg_shift;
277
278 for (i = 0; i < num_regs; i++) {
279 unsigned int base = i << adnp->reg_shift, bit;
280 u8 changed, level, isr, ier;
281 unsigned long pending;
282 int err;
283
284 mutex_lock(&adnp->i2c_lock);
285
286 err = adnp_read(adnp, GPIO_PLR(adnp) + i, &level);
287 if (err < 0) {
288 mutex_unlock(&adnp->i2c_lock);
289 continue;
290 }
291
292 err = adnp_read(adnp, GPIO_ISR(adnp) + i, &isr);
293 if (err < 0) {
294 mutex_unlock(&adnp->i2c_lock);
295 continue;
296 }
297
298 err = adnp_read(adnp, GPIO_IER(adnp) + i, &ier);
299 if (err < 0) {
300 mutex_unlock(&adnp->i2c_lock);
301 continue;
302 }
303
304 mutex_unlock(&adnp->i2c_lock);
305
306 /* determine pins that changed levels */
307 changed = level ^ adnp->irq_level[i];
308
309 /* compute edge-triggered interrupts */
310 pending = changed & ((adnp->irq_fall[i] & ~level) |
311 (adnp->irq_rise[i] & level));
312
313 /* add in level-triggered interrupts */
314 pending |= (adnp->irq_high[i] & level) |
315 (adnp->irq_low[i] & ~level);
316
317 /* mask out non-pending and disabled interrupts */
318 pending &= isr & ier;
319
320 for_each_set_bit(bit, &pending, 8) {
321 unsigned int child_irq;
322 child_irq = irq_find_mapping(adnp->gpio.irq.domain,
323 base + bit);
324 handle_nested_irq(child_irq);
325 }
326 }
327
328 return IRQ_HANDLED;
329}
330
331static void adnp_irq_mask(struct irq_data *d)
332{
333 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
334 struct adnp *adnp = gpiochip_get_data(gc);
335 unsigned int reg = d->hwirq >> adnp->reg_shift;
336 unsigned int pos = d->hwirq & 7;
337
338 adnp->irq_enable[reg] &= ~BIT(pos);
339}
340
341static void adnp_irq_unmask(struct irq_data *d)
342{
343 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
344 struct adnp *adnp = gpiochip_get_data(gc);
345 unsigned int reg = d->hwirq >> adnp->reg_shift;
346 unsigned int pos = d->hwirq & 7;
347
348 adnp->irq_enable[reg] |= BIT(pos);
349}
350
351static int adnp_irq_set_type(struct irq_data *d, unsigned int type)
352{
353 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
354 struct adnp *adnp = gpiochip_get_data(gc);
355 unsigned int reg = d->hwirq >> adnp->reg_shift;
356 unsigned int pos = d->hwirq & 7;
357
358 if (type & IRQ_TYPE_EDGE_RISING)
359 adnp->irq_rise[reg] |= BIT(pos);
360 else
361 adnp->irq_rise[reg] &= ~BIT(pos);
362
363 if (type & IRQ_TYPE_EDGE_FALLING)
364 adnp->irq_fall[reg] |= BIT(pos);
365 else
366 adnp->irq_fall[reg] &= ~BIT(pos);
367
368 if (type & IRQ_TYPE_LEVEL_HIGH)
369 adnp->irq_high[reg] |= BIT(pos);
370 else
371 adnp->irq_high[reg] &= ~BIT(pos);
372
373 if (type & IRQ_TYPE_LEVEL_LOW)
374 adnp->irq_low[reg] |= BIT(pos);
375 else
376 adnp->irq_low[reg] &= ~BIT(pos);
377
378 return 0;
379}
380
381static void adnp_irq_bus_lock(struct irq_data *d)
382{
383 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
384 struct adnp *adnp = gpiochip_get_data(gc);
385
386 mutex_lock(&adnp->irq_lock);
387}
388
389static void adnp_irq_bus_unlock(struct irq_data *d)
390{
391 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
392 struct adnp *adnp = gpiochip_get_data(gc);
393 unsigned int num_regs = 1 << adnp->reg_shift, i;
394
395 mutex_lock(&adnp->i2c_lock);
396
397 for (i = 0; i < num_regs; i++)
398 adnp_write(adnp, GPIO_IER(adnp) + i, adnp->irq_enable[i]);
399
400 mutex_unlock(&adnp->i2c_lock);
401 mutex_unlock(&adnp->irq_lock);
402}
403
404static struct irq_chip adnp_irq_chip = {
405 .name = "gpio-adnp",
406 .irq_mask = adnp_irq_mask,
407 .irq_unmask = adnp_irq_unmask,
408 .irq_set_type = adnp_irq_set_type,
409 .irq_bus_lock = adnp_irq_bus_lock,
410 .irq_bus_sync_unlock = adnp_irq_bus_unlock,
411};
412
413static int adnp_irq_setup(struct adnp *adnp)
414{
415 unsigned int num_regs = 1 << adnp->reg_shift, i;
416 struct gpio_chip *chip = &adnp->gpio;
417 int err;
418
419 mutex_init(&adnp->irq_lock);
420
421 /*
422 * Allocate memory to keep track of the current level and trigger
423 * modes of the interrupts. To avoid multiple allocations, a single
424 * large buffer is allocated and pointers are setup to point at the
425 * corresponding offsets. For consistency, the layout of the buffer
426 * is chosen to match the register layout of the hardware in that
427 * each segment contains the corresponding bits for all interrupts.
428 */
429 adnp->irq_enable = devm_kcalloc(chip->parent, num_regs, 6,
430 GFP_KERNEL);
431 if (!adnp->irq_enable)
432 return -ENOMEM;
433
434 adnp->irq_level = adnp->irq_enable + (num_regs * 1);
435 adnp->irq_rise = adnp->irq_enable + (num_regs * 2);
436 adnp->irq_fall = adnp->irq_enable + (num_regs * 3);
437 adnp->irq_high = adnp->irq_enable + (num_regs * 4);
438 adnp->irq_low = adnp->irq_enable + (num_regs * 5);
439
440 for (i = 0; i < num_regs; i++) {
441 /*
442 * Read the initial level of all pins to allow the emulation
443 * of edge triggered interrupts.
444 */
445 err = adnp_read(adnp, GPIO_PLR(adnp) + i, &adnp->irq_level[i]);
446 if (err < 0)
447 return err;
448
449 /* disable all interrupts */
450 err = adnp_write(adnp, GPIO_IER(adnp) + i, 0);
451 if (err < 0)
452 return err;
453
454 adnp->irq_enable[i] = 0x00;
455 }
456
457 err = devm_request_threaded_irq(chip->parent, adnp->client->irq,
458 NULL, adnp_irq,
459 IRQF_TRIGGER_RISING | IRQF_ONESHOT,
460 dev_name(chip->parent), adnp);
461 if (err != 0) {
462 dev_err(chip->parent, "can't request IRQ#%d: %d\n",
463 adnp->client->irq, err);
464 return err;
465 }
466
467 err = gpiochip_irqchip_add_nested(chip,
468 &adnp_irq_chip,
469 0,
470 handle_simple_irq,
471 IRQ_TYPE_NONE);
472 if (err) {
473 dev_err(chip->parent,
474 "could not connect irqchip to gpiochip\n");
475 return err;
476 }
477
478 gpiochip_set_nested_irqchip(chip, &adnp_irq_chip, adnp->client->irq);
479
480 return 0;
481}
482
483static int adnp_i2c_probe(struct i2c_client *client,
484 const struct i2c_device_id *id)
485{
486 struct device_node *np = client->dev.of_node;
487 struct adnp *adnp;
488 u32 num_gpios;
489 int err;
490
491 err = of_property_read_u32(np, "nr-gpios", &num_gpios);
492 if (err < 0)
493 return err;
494
495 client->irq = irq_of_parse_and_map(np, 0);
496 if (!client->irq)
497 return -EPROBE_DEFER;
498
499 adnp = devm_kzalloc(&client->dev, sizeof(*adnp), GFP_KERNEL);
500 if (!adnp)
501 return -ENOMEM;
502
503 mutex_init(&adnp->i2c_lock);
504 adnp->client = client;
505
506 err = adnp_gpio_setup(adnp, num_gpios);
507 if (err)
508 return err;
509
510 if (of_find_property(np, "interrupt-controller", NULL)) {
511 err = adnp_irq_setup(adnp);
512 if (err)
513 return err;
514 }
515
516 i2c_set_clientdata(client, adnp);
517
518 return 0;
519}
520
521static const struct i2c_device_id adnp_i2c_id[] = {
522 { "gpio-adnp" },
523 { },
524};
525MODULE_DEVICE_TABLE(i2c, adnp_i2c_id);
526
527static const struct of_device_id adnp_of_match[] = {
528 { .compatible = "ad,gpio-adnp", },
529 { },
530};
531MODULE_DEVICE_TABLE(of, adnp_of_match);
532
533static struct i2c_driver adnp_i2c_driver = {
534 .driver = {
535 .name = "gpio-adnp",
536 .of_match_table = adnp_of_match,
537 },
538 .probe = adnp_i2c_probe,
539 .id_table = adnp_i2c_id,
540};
541module_i2c_driver(adnp_i2c_driver);
542
543MODULE_DESCRIPTION("Avionic Design N-bit GPIO expander");
544MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
545MODULE_LICENSE("GPL");