Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Device Tree Source for OMAP34xx/OMAP36xx clock data
4 *
5 * Copyright (C) 2013 Texas Instruments, Inc.
6 */
7&cm_clocks {
8 clock@a00 {
9 compatible = "ti,clksel";
10 reg = <0xa00>;
11 #clock-cells = <2>;
12 #address-cells = <0>;
13
14 ssi_ssr_gate_fck_3430es2: clock-ssi-ssr-gate-fck-3430es2 {
15 #clock-cells = <0>;
16 compatible = "ti,composite-no-wait-gate-clock";
17 clock-output-names = "ssi_ssr_gate_fck_3430es2";
18 clocks = <&corex2_fck>;
19 ti,bit-shift = <0>;
20 };
21 };
22
23 clock@a40 {
24 compatible = "ti,clksel";
25 reg = <0xa40>;
26 #clock-cells = <2>;
27 #address-cells = <0>;
28
29 ssi_ssr_div_fck_3430es2: clock-ssi-ssr-div-fck-3430es2 {
30 #clock-cells = <0>;
31 compatible = "ti,composite-divider-clock";
32 clock-output-names = "ssi_ssr_div_fck_3430es2";
33 clocks = <&corex2_fck>;
34 ti,bit-shift = <8>;
35 ti,dividers = <0>, <1>, <2>, <3>, <4>, <0>, <6>, <0>, <8>;
36 };
37 };
38
39 ssi_ssr_fck: ssi_ssr_fck_3430es2 {
40 #clock-cells = <0>;
41 compatible = "ti,composite-clock";
42 clocks = <&ssi_ssr_gate_fck_3430es2>, <&ssi_ssr_div_fck_3430es2>;
43 };
44
45 ssi_sst_fck: ssi_sst_fck_3430es2 {
46 #clock-cells = <0>;
47 compatible = "fixed-factor-clock";
48 clocks = <&ssi_ssr_fck>;
49 clock-mult = <1>;
50 clock-div = <2>;
51 };
52
53 clock@a10 {
54 compatible = "ti,clksel";
55 reg = <0xa10>;
56 #clock-cells = <2>;
57 #address-cells = <0>;
58
59 hsotgusb_ick_3430es2: clock-hsotgusb-ick-3430es2 {
60 #clock-cells = <0>;
61 compatible = "ti,omap3-hsotgusb-interface-clock";
62 clock-output-names = "hsotgusb_ick_3430es2";
63 clocks = <&core_l3_ick>;
64 ti,bit-shift = <4>;
65 };
66
67 ssi_ick: clock-ssi-ick-3430es2 {
68 #clock-cells = <0>;
69 compatible = "ti,omap3-ssi-interface-clock";
70 clock-output-names = "ssi_ick_3430es2";
71 clocks = <&ssi_l4_ick>;
72 ti,bit-shift = <0>;
73 };
74 };
75
76 ssi_l4_ick: ssi_l4_ick {
77 #clock-cells = <0>;
78 compatible = "fixed-factor-clock";
79 clocks = <&l4_ick>;
80 clock-mult = <1>;
81 clock-div = <1>;
82 };
83
84 clock@c00 {
85 compatible = "ti,clksel";
86 reg = <0xc00>;
87 #clock-cells = <2>;
88 #address-cells = <0>;
89
90 usim_gate_fck: clock-usim-gate-fck {
91 #clock-cells = <0>;
92 compatible = "ti,composite-gate-clock";
93 clock-output-names = "usim_gate_fck";
94 clocks = <&omap_96m_fck>;
95 ti,bit-shift = <9>;
96 };
97 };
98
99 sys_d2_ck: sys_d2_ck {
100 #clock-cells = <0>;
101 compatible = "fixed-factor-clock";
102 clocks = <&sys_ck>;
103 clock-mult = <1>;
104 clock-div = <2>;
105 };
106
107 omap_96m_d2_fck: omap_96m_d2_fck {
108 #clock-cells = <0>;
109 compatible = "fixed-factor-clock";
110 clocks = <&omap_96m_fck>;
111 clock-mult = <1>;
112 clock-div = <2>;
113 };
114
115 omap_96m_d4_fck: omap_96m_d4_fck {
116 #clock-cells = <0>;
117 compatible = "fixed-factor-clock";
118 clocks = <&omap_96m_fck>;
119 clock-mult = <1>;
120 clock-div = <4>;
121 };
122
123 omap_96m_d8_fck: omap_96m_d8_fck {
124 #clock-cells = <0>;
125 compatible = "fixed-factor-clock";
126 clocks = <&omap_96m_fck>;
127 clock-mult = <1>;
128 clock-div = <8>;
129 };
130
131 omap_96m_d10_fck: omap_96m_d10_fck {
132 #clock-cells = <0>;
133 compatible = "fixed-factor-clock";
134 clocks = <&omap_96m_fck>;
135 clock-mult = <1>;
136 clock-div = <10>;
137 };
138
139 dpll5_m2_d4_ck: dpll5_m2_d4_ck {
140 #clock-cells = <0>;
141 compatible = "fixed-factor-clock";
142 clocks = <&dpll5_m2_ck>;
143 clock-mult = <1>;
144 clock-div = <4>;
145 };
146
147 dpll5_m2_d8_ck: dpll5_m2_d8_ck {
148 #clock-cells = <0>;
149 compatible = "fixed-factor-clock";
150 clocks = <&dpll5_m2_ck>;
151 clock-mult = <1>;
152 clock-div = <8>;
153 };
154
155 dpll5_m2_d16_ck: dpll5_m2_d16_ck {
156 #clock-cells = <0>;
157 compatible = "fixed-factor-clock";
158 clocks = <&dpll5_m2_ck>;
159 clock-mult = <1>;
160 clock-div = <16>;
161 };
162
163 dpll5_m2_d20_ck: dpll5_m2_d20_ck {
164 #clock-cells = <0>;
165 compatible = "fixed-factor-clock";
166 clocks = <&dpll5_m2_ck>;
167 clock-mult = <1>;
168 clock-div = <20>;
169 };
170
171 clock@c40 {
172 compatible = "ti,clksel";
173 reg = <0xc40>;
174 #clock-cells = <2>;
175 #address-cells = <0>;
176
177 usim_mux_fck: clock-usim-mux-fck {
178 #clock-cells = <0>;
179 compatible = "ti,composite-mux-clock";
180 clock-output-names = "usim_mux_fck";
181 clocks = <&sys_ck>, <&sys_d2_ck>, <&omap_96m_d2_fck>, <&omap_96m_d4_fck>, <&omap_96m_d8_fck>, <&omap_96m_d10_fck>, <&dpll5_m2_d4_ck>, <&dpll5_m2_d8_ck>, <&dpll5_m2_d16_ck>, <&dpll5_m2_d20_ck>;
182 ti,bit-shift = <3>;
183 ti,index-starts-at-one;
184 };
185 };
186
187 usim_fck: usim_fck {
188 #clock-cells = <0>;
189 compatible = "ti,composite-clock";
190 clocks = <&usim_gate_fck>, <&usim_mux_fck>;
191 };
192
193 clock@c10 {
194 compatible = "ti,clksel";
195 reg = <0xc10>;
196 #clock-cells = <2>;
197 #address-cells = <0>;
198
199 usim_ick: clock-usim-ick {
200 #clock-cells = <0>;
201 compatible = "ti,omap3-interface-clock";
202 clock-output-names = "usim_ick";
203 clocks = <&wkup_l4_ick>;
204 ti,bit-shift = <9>;
205 };
206 };
207};
208
209&cm_clockdomains {
210 core_l3_clkdm: core_l3_clkdm {
211 compatible = "ti,clockdomain";
212 clocks = <&sdrc_ick>, <&hsotgusb_ick_3430es2>;
213 };
214
215 wkup_clkdm: wkup_clkdm {
216 compatible = "ti,clockdomain";
217 clocks = <&gpio1_dbck>, <&wdt2_fck>, <&wdt2_ick>, <&wdt1_ick>,
218 <&gpio1_ick>, <&omap_32ksync_ick>, <&gpt12_ick>,
219 <&gpt1_ick>, <&usim_ick>;
220 };
221
222 core_l4_clkdm: core_l4_clkdm {
223 compatible = "ti,clockdomain";
224 clocks = <&cpefuse_fck>, <&ts_fck>, <&usbtll_fck>,
225 <&usbtll_ick>, <&mmchs3_ick>, <&mmchs3_fck>,
226 <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
227 <&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
228 <&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
229 <&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
230 <&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
231 <&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
232 <&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
233 <&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
234 <&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>,
235 <&ssi_ick>;
236 };
237};
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Device Tree Source for OMAP34xx/OMAP36xx clock data
4 *
5 * Copyright (C) 2013 Texas Instruments, Inc.
6 */
7&cm_clocks {
8 ssi_ssr_gate_fck_3430es2: ssi_ssr_gate_fck_3430es2@a00 {
9 #clock-cells = <0>;
10 compatible = "ti,composite-no-wait-gate-clock";
11 clocks = <&corex2_fck>;
12 ti,bit-shift = <0>;
13 reg = <0x0a00>;
14 };
15
16 ssi_ssr_div_fck_3430es2: ssi_ssr_div_fck_3430es2@a40 {
17 #clock-cells = <0>;
18 compatible = "ti,composite-divider-clock";
19 clocks = <&corex2_fck>;
20 ti,bit-shift = <8>;
21 reg = <0x0a40>;
22 ti,dividers = <0>, <1>, <2>, <3>, <4>, <0>, <6>, <0>, <8>;
23 };
24
25 ssi_ssr_fck: ssi_ssr_fck_3430es2 {
26 #clock-cells = <0>;
27 compatible = "ti,composite-clock";
28 clocks = <&ssi_ssr_gate_fck_3430es2>, <&ssi_ssr_div_fck_3430es2>;
29 };
30
31 ssi_sst_fck: ssi_sst_fck_3430es2 {
32 #clock-cells = <0>;
33 compatible = "fixed-factor-clock";
34 clocks = <&ssi_ssr_fck>;
35 clock-mult = <1>;
36 clock-div = <2>;
37 };
38
39 hsotgusb_ick_3430es2: hsotgusb_ick_3430es2@a10 {
40 #clock-cells = <0>;
41 compatible = "ti,omap3-hsotgusb-interface-clock";
42 clocks = <&core_l3_ick>;
43 reg = <0x0a10>;
44 ti,bit-shift = <4>;
45 };
46
47 ssi_l4_ick: ssi_l4_ick {
48 #clock-cells = <0>;
49 compatible = "fixed-factor-clock";
50 clocks = <&l4_ick>;
51 clock-mult = <1>;
52 clock-div = <1>;
53 };
54
55 ssi_ick: ssi_ick_3430es2@a10 {
56 #clock-cells = <0>;
57 compatible = "ti,omap3-ssi-interface-clock";
58 clocks = <&ssi_l4_ick>;
59 reg = <0x0a10>;
60 ti,bit-shift = <0>;
61 };
62
63 usim_gate_fck: usim_gate_fck@c00 {
64 #clock-cells = <0>;
65 compatible = "ti,composite-gate-clock";
66 clocks = <&omap_96m_fck>;
67 ti,bit-shift = <9>;
68 reg = <0x0c00>;
69 };
70
71 sys_d2_ck: sys_d2_ck {
72 #clock-cells = <0>;
73 compatible = "fixed-factor-clock";
74 clocks = <&sys_ck>;
75 clock-mult = <1>;
76 clock-div = <2>;
77 };
78
79 omap_96m_d2_fck: omap_96m_d2_fck {
80 #clock-cells = <0>;
81 compatible = "fixed-factor-clock";
82 clocks = <&omap_96m_fck>;
83 clock-mult = <1>;
84 clock-div = <2>;
85 };
86
87 omap_96m_d4_fck: omap_96m_d4_fck {
88 #clock-cells = <0>;
89 compatible = "fixed-factor-clock";
90 clocks = <&omap_96m_fck>;
91 clock-mult = <1>;
92 clock-div = <4>;
93 };
94
95 omap_96m_d8_fck: omap_96m_d8_fck {
96 #clock-cells = <0>;
97 compatible = "fixed-factor-clock";
98 clocks = <&omap_96m_fck>;
99 clock-mult = <1>;
100 clock-div = <8>;
101 };
102
103 omap_96m_d10_fck: omap_96m_d10_fck {
104 #clock-cells = <0>;
105 compatible = "fixed-factor-clock";
106 clocks = <&omap_96m_fck>;
107 clock-mult = <1>;
108 clock-div = <10>;
109 };
110
111 dpll5_m2_d4_ck: dpll5_m2_d4_ck {
112 #clock-cells = <0>;
113 compatible = "fixed-factor-clock";
114 clocks = <&dpll5_m2_ck>;
115 clock-mult = <1>;
116 clock-div = <4>;
117 };
118
119 dpll5_m2_d8_ck: dpll5_m2_d8_ck {
120 #clock-cells = <0>;
121 compatible = "fixed-factor-clock";
122 clocks = <&dpll5_m2_ck>;
123 clock-mult = <1>;
124 clock-div = <8>;
125 };
126
127 dpll5_m2_d16_ck: dpll5_m2_d16_ck {
128 #clock-cells = <0>;
129 compatible = "fixed-factor-clock";
130 clocks = <&dpll5_m2_ck>;
131 clock-mult = <1>;
132 clock-div = <16>;
133 };
134
135 dpll5_m2_d20_ck: dpll5_m2_d20_ck {
136 #clock-cells = <0>;
137 compatible = "fixed-factor-clock";
138 clocks = <&dpll5_m2_ck>;
139 clock-mult = <1>;
140 clock-div = <20>;
141 };
142
143 usim_mux_fck: usim_mux_fck@c40 {
144 #clock-cells = <0>;
145 compatible = "ti,composite-mux-clock";
146 clocks = <&sys_ck>, <&sys_d2_ck>, <&omap_96m_d2_fck>, <&omap_96m_d4_fck>, <&omap_96m_d8_fck>, <&omap_96m_d10_fck>, <&dpll5_m2_d4_ck>, <&dpll5_m2_d8_ck>, <&dpll5_m2_d16_ck>, <&dpll5_m2_d20_ck>;
147 ti,bit-shift = <3>;
148 reg = <0x0c40>;
149 ti,index-starts-at-one;
150 };
151
152 usim_fck: usim_fck {
153 #clock-cells = <0>;
154 compatible = "ti,composite-clock";
155 clocks = <&usim_gate_fck>, <&usim_mux_fck>;
156 };
157
158 usim_ick: usim_ick@c10 {
159 #clock-cells = <0>;
160 compatible = "ti,omap3-interface-clock";
161 clocks = <&wkup_l4_ick>;
162 reg = <0x0c10>;
163 ti,bit-shift = <9>;
164 };
165};
166
167&cm_clockdomains {
168 core_l3_clkdm: core_l3_clkdm {
169 compatible = "ti,clockdomain";
170 clocks = <&sdrc_ick>, <&hsotgusb_ick_3430es2>;
171 };
172
173 wkup_clkdm: wkup_clkdm {
174 compatible = "ti,clockdomain";
175 clocks = <&gpio1_dbck>, <&wdt2_fck>, <&wdt2_ick>, <&wdt1_ick>,
176 <&gpio1_ick>, <&omap_32ksync_ick>, <&gpt12_ick>,
177 <&gpt1_ick>, <&usim_ick>;
178 };
179
180 core_l4_clkdm: core_l4_clkdm {
181 compatible = "ti,clockdomain";
182 clocks = <&cpefuse_fck>, <&ts_fck>, <&usbtll_fck>,
183 <&usbtll_ick>, <&mmchs3_ick>, <&mmchs3_fck>,
184 <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
185 <&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
186 <&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
187 <&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
188 <&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
189 <&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
190 <&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
191 <&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
192 <&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>,
193 <&ssi_ick>;
194 };
195};