Loading...
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <drm/drm_fb_helper.h>
25#include <drm/drm_fourcc.h>
26#include <drm/drm_vblank.h>
27
28#include "amdgpu.h"
29#include "amdgpu_pm.h"
30#include "amdgpu_i2c.h"
31#include "vid.h"
32#include "atom.h"
33#include "amdgpu_atombios.h"
34#include "atombios_crtc.h"
35#include "atombios_encoders.h"
36#include "amdgpu_pll.h"
37#include "amdgpu_connectors.h"
38#include "amdgpu_display.h"
39#include "dce_v11_0.h"
40
41#include "dce/dce_11_0_d.h"
42#include "dce/dce_11_0_sh_mask.h"
43#include "dce/dce_11_0_enum.h"
44#include "oss/oss_3_0_d.h"
45#include "oss/oss_3_0_sh_mask.h"
46#include "gmc/gmc_8_1_d.h"
47#include "gmc/gmc_8_1_sh_mask.h"
48
49#include "ivsrcid/ivsrcid_vislands30.h"
50
51static void dce_v11_0_set_display_funcs(struct amdgpu_device *adev);
52static void dce_v11_0_set_irq_funcs(struct amdgpu_device *adev);
53
54static const u32 crtc_offsets[] =
55{
56 CRTC0_REGISTER_OFFSET,
57 CRTC1_REGISTER_OFFSET,
58 CRTC2_REGISTER_OFFSET,
59 CRTC3_REGISTER_OFFSET,
60 CRTC4_REGISTER_OFFSET,
61 CRTC5_REGISTER_OFFSET,
62 CRTC6_REGISTER_OFFSET
63};
64
65static const u32 hpd_offsets[] =
66{
67 HPD0_REGISTER_OFFSET,
68 HPD1_REGISTER_OFFSET,
69 HPD2_REGISTER_OFFSET,
70 HPD3_REGISTER_OFFSET,
71 HPD4_REGISTER_OFFSET,
72 HPD5_REGISTER_OFFSET
73};
74
75static const uint32_t dig_offsets[] = {
76 DIG0_REGISTER_OFFSET,
77 DIG1_REGISTER_OFFSET,
78 DIG2_REGISTER_OFFSET,
79 DIG3_REGISTER_OFFSET,
80 DIG4_REGISTER_OFFSET,
81 DIG5_REGISTER_OFFSET,
82 DIG6_REGISTER_OFFSET,
83 DIG7_REGISTER_OFFSET,
84 DIG8_REGISTER_OFFSET
85};
86
87static const struct {
88 uint32_t reg;
89 uint32_t vblank;
90 uint32_t vline;
91 uint32_t hpd;
92
93} interrupt_status_offsets[] = { {
94 .reg = mmDISP_INTERRUPT_STATUS,
95 .vblank = DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK,
96 .vline = DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK,
97 .hpd = DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK
98}, {
99 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE,
100 .vblank = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK,
101 .vline = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK,
102 .hpd = DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK
103}, {
104 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE2,
105 .vblank = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK,
106 .vline = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK,
107 .hpd = DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK
108}, {
109 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE3,
110 .vblank = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK,
111 .vline = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK,
112 .hpd = DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK
113}, {
114 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE4,
115 .vblank = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK,
116 .vline = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK,
117 .hpd = DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK
118}, {
119 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE5,
120 .vblank = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK,
121 .vline = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK,
122 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
123} };
124
125static const u32 cz_golden_settings_a11[] =
126{
127 mmCRTC_DOUBLE_BUFFER_CONTROL, 0x00010101, 0x00010000,
128 mmFBC_MISC, 0x1f311fff, 0x14300000,
129};
130
131static const u32 cz_mgcg_cgcg_init[] =
132{
133 mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,
134 mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,
135};
136
137static const u32 stoney_golden_settings_a11[] =
138{
139 mmCRTC_DOUBLE_BUFFER_CONTROL, 0x00010101, 0x00010000,
140 mmFBC_MISC, 0x1f311fff, 0x14302000,
141};
142
143static const u32 polaris11_golden_settings_a11[] =
144{
145 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
146 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
147 mmFBC_DEBUG1, 0xffffffff, 0x00000008,
148 mmFBC_MISC, 0x9f313fff, 0x14302008,
149 mmHDMI_CONTROL, 0x313f031f, 0x00000011,
150};
151
152static const u32 polaris10_golden_settings_a11[] =
153{
154 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
155 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
156 mmFBC_MISC, 0x9f313fff, 0x14302008,
157 mmHDMI_CONTROL, 0x313f031f, 0x00000011,
158};
159
160static void dce_v11_0_init_golden_registers(struct amdgpu_device *adev)
161{
162 switch (adev->asic_type) {
163 case CHIP_CARRIZO:
164 amdgpu_device_program_register_sequence(adev,
165 cz_mgcg_cgcg_init,
166 ARRAY_SIZE(cz_mgcg_cgcg_init));
167 amdgpu_device_program_register_sequence(adev,
168 cz_golden_settings_a11,
169 ARRAY_SIZE(cz_golden_settings_a11));
170 break;
171 case CHIP_STONEY:
172 amdgpu_device_program_register_sequence(adev,
173 stoney_golden_settings_a11,
174 ARRAY_SIZE(stoney_golden_settings_a11));
175 break;
176 case CHIP_POLARIS11:
177 case CHIP_POLARIS12:
178 amdgpu_device_program_register_sequence(adev,
179 polaris11_golden_settings_a11,
180 ARRAY_SIZE(polaris11_golden_settings_a11));
181 break;
182 case CHIP_POLARIS10:
183 case CHIP_VEGAM:
184 amdgpu_device_program_register_sequence(adev,
185 polaris10_golden_settings_a11,
186 ARRAY_SIZE(polaris10_golden_settings_a11));
187 break;
188 default:
189 break;
190 }
191}
192
193static u32 dce_v11_0_audio_endpt_rreg(struct amdgpu_device *adev,
194 u32 block_offset, u32 reg)
195{
196 unsigned long flags;
197 u32 r;
198
199 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
200 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
201 r = RREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset);
202 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
203
204 return r;
205}
206
207static void dce_v11_0_audio_endpt_wreg(struct amdgpu_device *adev,
208 u32 block_offset, u32 reg, u32 v)
209{
210 unsigned long flags;
211
212 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
213 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
214 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset, v);
215 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
216}
217
218static u32 dce_v11_0_vblank_get_counter(struct amdgpu_device *adev, int crtc)
219{
220 if (crtc < 0 || crtc >= adev->mode_info.num_crtc)
221 return 0;
222 else
223 return RREG32(mmCRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]);
224}
225
226static void dce_v11_0_pageflip_interrupt_init(struct amdgpu_device *adev)
227{
228 unsigned i;
229
230 /* Enable pflip interrupts */
231 for (i = 0; i < adev->mode_info.num_crtc; i++)
232 amdgpu_irq_get(adev, &adev->pageflip_irq, i);
233}
234
235static void dce_v11_0_pageflip_interrupt_fini(struct amdgpu_device *adev)
236{
237 unsigned i;
238
239 /* Disable pflip interrupts */
240 for (i = 0; i < adev->mode_info.num_crtc; i++)
241 amdgpu_irq_put(adev, &adev->pageflip_irq, i);
242}
243
244/**
245 * dce_v11_0_page_flip - pageflip callback.
246 *
247 * @adev: amdgpu_device pointer
248 * @crtc_id: crtc to cleanup pageflip on
249 * @crtc_base: new address of the crtc (GPU MC address)
250 * @async: asynchronous flip
251 *
252 * Triggers the actual pageflip by updating the primary
253 * surface base address.
254 */
255static void dce_v11_0_page_flip(struct amdgpu_device *adev,
256 int crtc_id, u64 crtc_base, bool async)
257{
258 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
259 struct drm_framebuffer *fb = amdgpu_crtc->base.primary->fb;
260 u32 tmp;
261
262 /* flip immediate for async, default is vsync */
263 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
264 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
265 GRPH_SURFACE_UPDATE_IMMEDIATE_EN, async ? 1 : 0);
266 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
267 /* update pitch */
268 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset,
269 fb->pitches[0] / fb->format->cpp[0]);
270 /* update the scanout addresses */
271 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
272 upper_32_bits(crtc_base));
273 /* writing to the low address triggers the update */
274 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
275 lower_32_bits(crtc_base));
276 /* post the write */
277 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset);
278}
279
280static int dce_v11_0_crtc_get_scanoutpos(struct amdgpu_device *adev, int crtc,
281 u32 *vbl, u32 *position)
282{
283 if ((crtc < 0) || (crtc >= adev->mode_info.num_crtc))
284 return -EINVAL;
285
286 *vbl = RREG32(mmCRTC_V_BLANK_START_END + crtc_offsets[crtc]);
287 *position = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);
288
289 return 0;
290}
291
292/**
293 * dce_v11_0_hpd_sense - hpd sense callback.
294 *
295 * @adev: amdgpu_device pointer
296 * @hpd: hpd (hotplug detect) pin
297 *
298 * Checks if a digital monitor is connected (evergreen+).
299 * Returns true if connected, false if not connected.
300 */
301static bool dce_v11_0_hpd_sense(struct amdgpu_device *adev,
302 enum amdgpu_hpd_id hpd)
303{
304 bool connected = false;
305
306 if (hpd >= adev->mode_info.num_hpd)
307 return connected;
308
309 if (RREG32(mmDC_HPD_INT_STATUS + hpd_offsets[hpd]) &
310 DC_HPD_INT_STATUS__DC_HPD_SENSE_MASK)
311 connected = true;
312
313 return connected;
314}
315
316/**
317 * dce_v11_0_hpd_set_polarity - hpd set polarity callback.
318 *
319 * @adev: amdgpu_device pointer
320 * @hpd: hpd (hotplug detect) pin
321 *
322 * Set the polarity of the hpd pin (evergreen+).
323 */
324static void dce_v11_0_hpd_set_polarity(struct amdgpu_device *adev,
325 enum amdgpu_hpd_id hpd)
326{
327 u32 tmp;
328 bool connected = dce_v11_0_hpd_sense(adev, hpd);
329
330 if (hpd >= adev->mode_info.num_hpd)
331 return;
332
333 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
334 if (connected)
335 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 0);
336 else
337 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 1);
338 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
339}
340
341/**
342 * dce_v11_0_hpd_init - hpd setup callback.
343 *
344 * @adev: amdgpu_device pointer
345 *
346 * Setup the hpd pins used by the card (evergreen+).
347 * Enable the pin, set the polarity, and enable the hpd interrupts.
348 */
349static void dce_v11_0_hpd_init(struct amdgpu_device *adev)
350{
351 struct drm_device *dev = adev_to_drm(adev);
352 struct drm_connector *connector;
353 struct drm_connector_list_iter iter;
354 u32 tmp;
355
356 drm_connector_list_iter_begin(dev, &iter);
357 drm_for_each_connector_iter(connector, &iter) {
358 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
359
360 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
361 continue;
362
363 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP ||
364 connector->connector_type == DRM_MODE_CONNECTOR_LVDS) {
365 /* don't try to enable hpd on eDP or LVDS avoid breaking the
366 * aux dp channel on imac and help (but not completely fix)
367 * https://bugzilla.redhat.com/show_bug.cgi?id=726143
368 * also avoid interrupt storms during dpms.
369 */
370 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
371 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
372 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
373 continue;
374 }
375
376 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
377 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 1);
378 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
379
380 tmp = RREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd]);
381 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
382 DC_HPD_CONNECT_INT_DELAY,
383 AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS);
384 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
385 DC_HPD_DISCONNECT_INT_DELAY,
386 AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS);
387 WREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
388
389 dce_v11_0_hpd_set_polarity(adev, amdgpu_connector->hpd.hpd);
390 amdgpu_irq_get(adev, &adev->hpd_irq, amdgpu_connector->hpd.hpd);
391 }
392 drm_connector_list_iter_end(&iter);
393}
394
395/**
396 * dce_v11_0_hpd_fini - hpd tear down callback.
397 *
398 * @adev: amdgpu_device pointer
399 *
400 * Tear down the hpd pins used by the card (evergreen+).
401 * Disable the hpd interrupts.
402 */
403static void dce_v11_0_hpd_fini(struct amdgpu_device *adev)
404{
405 struct drm_device *dev = adev_to_drm(adev);
406 struct drm_connector *connector;
407 struct drm_connector_list_iter iter;
408 u32 tmp;
409
410 drm_connector_list_iter_begin(dev, &iter);
411 drm_for_each_connector_iter(connector, &iter) {
412 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
413
414 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
415 continue;
416
417 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
418 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 0);
419 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
420
421 amdgpu_irq_put(adev, &adev->hpd_irq, amdgpu_connector->hpd.hpd);
422 }
423 drm_connector_list_iter_end(&iter);
424}
425
426static u32 dce_v11_0_hpd_get_gpio_reg(struct amdgpu_device *adev)
427{
428 return mmDC_GPIO_HPD_A;
429}
430
431static bool dce_v11_0_is_display_hung(struct amdgpu_device *adev)
432{
433 u32 crtc_hung = 0;
434 u32 crtc_status[6];
435 u32 i, j, tmp;
436
437 for (i = 0; i < adev->mode_info.num_crtc; i++) {
438 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
439 if (REG_GET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN)) {
440 crtc_status[i] = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
441 crtc_hung |= (1 << i);
442 }
443 }
444
445 for (j = 0; j < 10; j++) {
446 for (i = 0; i < adev->mode_info.num_crtc; i++) {
447 if (crtc_hung & (1 << i)) {
448 tmp = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
449 if (tmp != crtc_status[i])
450 crtc_hung &= ~(1 << i);
451 }
452 }
453 if (crtc_hung == 0)
454 return false;
455 udelay(100);
456 }
457
458 return true;
459}
460
461static void dce_v11_0_set_vga_render_state(struct amdgpu_device *adev,
462 bool render)
463{
464 u32 tmp;
465
466 /* Lockout access through VGA aperture*/
467 tmp = RREG32(mmVGA_HDP_CONTROL);
468 if (render)
469 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
470 else
471 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
472 WREG32(mmVGA_HDP_CONTROL, tmp);
473
474 /* disable VGA render */
475 tmp = RREG32(mmVGA_RENDER_CONTROL);
476 if (render)
477 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1);
478 else
479 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
480 WREG32(mmVGA_RENDER_CONTROL, tmp);
481}
482
483static int dce_v11_0_get_num_crtc (struct amdgpu_device *adev)
484{
485 int num_crtc = 0;
486
487 switch (adev->asic_type) {
488 case CHIP_CARRIZO:
489 num_crtc = 3;
490 break;
491 case CHIP_STONEY:
492 num_crtc = 2;
493 break;
494 case CHIP_POLARIS10:
495 case CHIP_VEGAM:
496 num_crtc = 6;
497 break;
498 case CHIP_POLARIS11:
499 case CHIP_POLARIS12:
500 num_crtc = 5;
501 break;
502 default:
503 num_crtc = 0;
504 }
505 return num_crtc;
506}
507
508void dce_v11_0_disable_dce(struct amdgpu_device *adev)
509{
510 /*Disable VGA render and enabled crtc, if has DCE engine*/
511 if (amdgpu_atombios_has_dce_engine_info(adev)) {
512 u32 tmp;
513 int crtc_enabled, i;
514
515 dce_v11_0_set_vga_render_state(adev, false);
516
517 /*Disable crtc*/
518 for (i = 0; i < dce_v11_0_get_num_crtc(adev); i++) {
519 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
520 CRTC_CONTROL, CRTC_MASTER_EN);
521 if (crtc_enabled) {
522 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);
523 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
524 tmp = REG_SET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN, 0);
525 WREG32(mmCRTC_CONTROL + crtc_offsets[i], tmp);
526 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);
527 }
528 }
529 }
530}
531
532static void dce_v11_0_program_fmt(struct drm_encoder *encoder)
533{
534 struct drm_device *dev = encoder->dev;
535 struct amdgpu_device *adev = drm_to_adev(dev);
536 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
537 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
538 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
539 int bpc = 0;
540 u32 tmp = 0;
541 enum amdgpu_connector_dither dither = AMDGPU_FMT_DITHER_DISABLE;
542
543 if (connector) {
544 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
545 bpc = amdgpu_connector_get_monitor_bpc(connector);
546 dither = amdgpu_connector->dither;
547 }
548
549 /* LVDS/eDP FMT is set up by atom */
550 if (amdgpu_encoder->devices & ATOM_DEVICE_LCD_SUPPORT)
551 return;
552
553 /* not needed for analog */
554 if ((amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||
555 (amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))
556 return;
557
558 if (bpc == 0)
559 return;
560
561 switch (bpc) {
562 case 6:
563 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
564 /* XXX sort out optimal dither settings */
565 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
566 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
567 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
568 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 0);
569 } else {
570 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
571 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 0);
572 }
573 break;
574 case 8:
575 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
576 /* XXX sort out optimal dither settings */
577 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
578 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
579 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
580 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
581 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 1);
582 } else {
583 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
584 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 1);
585 }
586 break;
587 case 10:
588 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
589 /* XXX sort out optimal dither settings */
590 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
591 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
592 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
593 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
594 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 2);
595 } else {
596 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
597 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 2);
598 }
599 break;
600 default:
601 /* not needed */
602 break;
603 }
604
605 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
606}
607
608
609/* display watermark setup */
610/**
611 * dce_v11_0_line_buffer_adjust - Set up the line buffer
612 *
613 * @adev: amdgpu_device pointer
614 * @amdgpu_crtc: the selected display controller
615 * @mode: the current display mode on the selected display
616 * controller
617 *
618 * Setup up the line buffer allocation for
619 * the selected display controller (CIK).
620 * Returns the line buffer size in pixels.
621 */
622static u32 dce_v11_0_line_buffer_adjust(struct amdgpu_device *adev,
623 struct amdgpu_crtc *amdgpu_crtc,
624 struct drm_display_mode *mode)
625{
626 u32 tmp, buffer_alloc, i, mem_cfg;
627 u32 pipe_offset = amdgpu_crtc->crtc_id;
628 /*
629 * Line Buffer Setup
630 * There are 6 line buffers, one for each display controllers.
631 * There are 3 partitions per LB. Select the number of partitions
632 * to enable based on the display width. For display widths larger
633 * than 4096, you need use to use 2 display controllers and combine
634 * them using the stereo blender.
635 */
636 if (amdgpu_crtc->base.enabled && mode) {
637 if (mode->crtc_hdisplay < 1920) {
638 mem_cfg = 1;
639 buffer_alloc = 2;
640 } else if (mode->crtc_hdisplay < 2560) {
641 mem_cfg = 2;
642 buffer_alloc = 2;
643 } else if (mode->crtc_hdisplay < 4096) {
644 mem_cfg = 0;
645 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
646 } else {
647 DRM_DEBUG_KMS("Mode too big for LB!\n");
648 mem_cfg = 0;
649 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
650 }
651 } else {
652 mem_cfg = 1;
653 buffer_alloc = 0;
654 }
655
656 tmp = RREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset);
657 tmp = REG_SET_FIELD(tmp, LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mem_cfg);
658 WREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset, tmp);
659
660 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
661 tmp = REG_SET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATED, buffer_alloc);
662 WREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset, tmp);
663
664 for (i = 0; i < adev->usec_timeout; i++) {
665 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
666 if (REG_GET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATION_COMPLETED))
667 break;
668 udelay(1);
669 }
670
671 if (amdgpu_crtc->base.enabled && mode) {
672 switch (mem_cfg) {
673 case 0:
674 default:
675 return 4096 * 2;
676 case 1:
677 return 1920 * 2;
678 case 2:
679 return 2560 * 2;
680 }
681 }
682
683 /* controller not enabled, so no lb used */
684 return 0;
685}
686
687/**
688 * cik_get_number_of_dram_channels - get the number of dram channels
689 *
690 * @adev: amdgpu_device pointer
691 *
692 * Look up the number of video ram channels (CIK).
693 * Used for display watermark bandwidth calculations
694 * Returns the number of dram channels
695 */
696static u32 cik_get_number_of_dram_channels(struct amdgpu_device *adev)
697{
698 u32 tmp = RREG32(mmMC_SHARED_CHMAP);
699
700 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {
701 case 0:
702 default:
703 return 1;
704 case 1:
705 return 2;
706 case 2:
707 return 4;
708 case 3:
709 return 8;
710 case 4:
711 return 3;
712 case 5:
713 return 6;
714 case 6:
715 return 10;
716 case 7:
717 return 12;
718 case 8:
719 return 16;
720 }
721}
722
723struct dce10_wm_params {
724 u32 dram_channels; /* number of dram channels */
725 u32 yclk; /* bandwidth per dram data pin in kHz */
726 u32 sclk; /* engine clock in kHz */
727 u32 disp_clk; /* display clock in kHz */
728 u32 src_width; /* viewport width */
729 u32 active_time; /* active display time in ns */
730 u32 blank_time; /* blank time in ns */
731 bool interlaced; /* mode is interlaced */
732 fixed20_12 vsc; /* vertical scale ratio */
733 u32 num_heads; /* number of active crtcs */
734 u32 bytes_per_pixel; /* bytes per pixel display + overlay */
735 u32 lb_size; /* line buffer allocated to pipe */
736 u32 vtaps; /* vertical scaler taps */
737};
738
739/**
740 * dce_v11_0_dram_bandwidth - get the dram bandwidth
741 *
742 * @wm: watermark calculation data
743 *
744 * Calculate the raw dram bandwidth (CIK).
745 * Used for display watermark bandwidth calculations
746 * Returns the dram bandwidth in MBytes/s
747 */
748static u32 dce_v11_0_dram_bandwidth(struct dce10_wm_params *wm)
749{
750 /* Calculate raw DRAM Bandwidth */
751 fixed20_12 dram_efficiency; /* 0.7 */
752 fixed20_12 yclk, dram_channels, bandwidth;
753 fixed20_12 a;
754
755 a.full = dfixed_const(1000);
756 yclk.full = dfixed_const(wm->yclk);
757 yclk.full = dfixed_div(yclk, a);
758 dram_channels.full = dfixed_const(wm->dram_channels * 4);
759 a.full = dfixed_const(10);
760 dram_efficiency.full = dfixed_const(7);
761 dram_efficiency.full = dfixed_div(dram_efficiency, a);
762 bandwidth.full = dfixed_mul(dram_channels, yclk);
763 bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);
764
765 return dfixed_trunc(bandwidth);
766}
767
768/**
769 * dce_v11_0_dram_bandwidth_for_display - get the dram bandwidth for display
770 *
771 * @wm: watermark calculation data
772 *
773 * Calculate the dram bandwidth used for display (CIK).
774 * Used for display watermark bandwidth calculations
775 * Returns the dram bandwidth for display in MBytes/s
776 */
777static u32 dce_v11_0_dram_bandwidth_for_display(struct dce10_wm_params *wm)
778{
779 /* Calculate DRAM Bandwidth and the part allocated to display. */
780 fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */
781 fixed20_12 yclk, dram_channels, bandwidth;
782 fixed20_12 a;
783
784 a.full = dfixed_const(1000);
785 yclk.full = dfixed_const(wm->yclk);
786 yclk.full = dfixed_div(yclk, a);
787 dram_channels.full = dfixed_const(wm->dram_channels * 4);
788 a.full = dfixed_const(10);
789 disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */
790 disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);
791 bandwidth.full = dfixed_mul(dram_channels, yclk);
792 bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);
793
794 return dfixed_trunc(bandwidth);
795}
796
797/**
798 * dce_v11_0_data_return_bandwidth - get the data return bandwidth
799 *
800 * @wm: watermark calculation data
801 *
802 * Calculate the data return bandwidth used for display (CIK).
803 * Used for display watermark bandwidth calculations
804 * Returns the data return bandwidth in MBytes/s
805 */
806static u32 dce_v11_0_data_return_bandwidth(struct dce10_wm_params *wm)
807{
808 /* Calculate the display Data return Bandwidth */
809 fixed20_12 return_efficiency; /* 0.8 */
810 fixed20_12 sclk, bandwidth;
811 fixed20_12 a;
812
813 a.full = dfixed_const(1000);
814 sclk.full = dfixed_const(wm->sclk);
815 sclk.full = dfixed_div(sclk, a);
816 a.full = dfixed_const(10);
817 return_efficiency.full = dfixed_const(8);
818 return_efficiency.full = dfixed_div(return_efficiency, a);
819 a.full = dfixed_const(32);
820 bandwidth.full = dfixed_mul(a, sclk);
821 bandwidth.full = dfixed_mul(bandwidth, return_efficiency);
822
823 return dfixed_trunc(bandwidth);
824}
825
826/**
827 * dce_v11_0_dmif_request_bandwidth - get the dmif bandwidth
828 *
829 * @wm: watermark calculation data
830 *
831 * Calculate the dmif bandwidth used for display (CIK).
832 * Used for display watermark bandwidth calculations
833 * Returns the dmif bandwidth in MBytes/s
834 */
835static u32 dce_v11_0_dmif_request_bandwidth(struct dce10_wm_params *wm)
836{
837 /* Calculate the DMIF Request Bandwidth */
838 fixed20_12 disp_clk_request_efficiency; /* 0.8 */
839 fixed20_12 disp_clk, bandwidth;
840 fixed20_12 a, b;
841
842 a.full = dfixed_const(1000);
843 disp_clk.full = dfixed_const(wm->disp_clk);
844 disp_clk.full = dfixed_div(disp_clk, a);
845 a.full = dfixed_const(32);
846 b.full = dfixed_mul(a, disp_clk);
847
848 a.full = dfixed_const(10);
849 disp_clk_request_efficiency.full = dfixed_const(8);
850 disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);
851
852 bandwidth.full = dfixed_mul(b, disp_clk_request_efficiency);
853
854 return dfixed_trunc(bandwidth);
855}
856
857/**
858 * dce_v11_0_available_bandwidth - get the min available bandwidth
859 *
860 * @wm: watermark calculation data
861 *
862 * Calculate the min available bandwidth used for display (CIK).
863 * Used for display watermark bandwidth calculations
864 * Returns the min available bandwidth in MBytes/s
865 */
866static u32 dce_v11_0_available_bandwidth(struct dce10_wm_params *wm)
867{
868 /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */
869 u32 dram_bandwidth = dce_v11_0_dram_bandwidth(wm);
870 u32 data_return_bandwidth = dce_v11_0_data_return_bandwidth(wm);
871 u32 dmif_req_bandwidth = dce_v11_0_dmif_request_bandwidth(wm);
872
873 return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));
874}
875
876/**
877 * dce_v11_0_average_bandwidth - get the average available bandwidth
878 *
879 * @wm: watermark calculation data
880 *
881 * Calculate the average available bandwidth used for display (CIK).
882 * Used for display watermark bandwidth calculations
883 * Returns the average available bandwidth in MBytes/s
884 */
885static u32 dce_v11_0_average_bandwidth(struct dce10_wm_params *wm)
886{
887 /* Calculate the display mode Average Bandwidth
888 * DisplayMode should contain the source and destination dimensions,
889 * timing, etc.
890 */
891 fixed20_12 bpp;
892 fixed20_12 line_time;
893 fixed20_12 src_width;
894 fixed20_12 bandwidth;
895 fixed20_12 a;
896
897 a.full = dfixed_const(1000);
898 line_time.full = dfixed_const(wm->active_time + wm->blank_time);
899 line_time.full = dfixed_div(line_time, a);
900 bpp.full = dfixed_const(wm->bytes_per_pixel);
901 src_width.full = dfixed_const(wm->src_width);
902 bandwidth.full = dfixed_mul(src_width, bpp);
903 bandwidth.full = dfixed_mul(bandwidth, wm->vsc);
904 bandwidth.full = dfixed_div(bandwidth, line_time);
905
906 return dfixed_trunc(bandwidth);
907}
908
909/**
910 * dce_v11_0_latency_watermark - get the latency watermark
911 *
912 * @wm: watermark calculation data
913 *
914 * Calculate the latency watermark (CIK).
915 * Used for display watermark bandwidth calculations
916 * Returns the latency watermark in ns
917 */
918static u32 dce_v11_0_latency_watermark(struct dce10_wm_params *wm)
919{
920 /* First calculate the latency in ns */
921 u32 mc_latency = 2000; /* 2000 ns. */
922 u32 available_bandwidth = dce_v11_0_available_bandwidth(wm);
923 u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;
924 u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;
925 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */
926 u32 other_heads_data_return_time = ((wm->num_heads + 1) * worst_chunk_return_time) +
927 (wm->num_heads * cursor_line_pair_return_time);
928 u32 latency = mc_latency + other_heads_data_return_time + dc_latency;
929 u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;
930 u32 tmp, dmif_size = 12288;
931 fixed20_12 a, b, c;
932
933 if (wm->num_heads == 0)
934 return 0;
935
936 a.full = dfixed_const(2);
937 b.full = dfixed_const(1);
938 if ((wm->vsc.full > a.full) ||
939 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) ||
940 (wm->vtaps >= 5) ||
941 ((wm->vsc.full >= a.full) && wm->interlaced))
942 max_src_lines_per_dst_line = 4;
943 else
944 max_src_lines_per_dst_line = 2;
945
946 a.full = dfixed_const(available_bandwidth);
947 b.full = dfixed_const(wm->num_heads);
948 a.full = dfixed_div(a, b);
949 tmp = div_u64((u64) dmif_size * (u64) wm->disp_clk, mc_latency + 512);
950 tmp = min(dfixed_trunc(a), tmp);
951
952 lb_fill_bw = min(tmp, wm->disp_clk * wm->bytes_per_pixel / 1000);
953
954 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
955 b.full = dfixed_const(1000);
956 c.full = dfixed_const(lb_fill_bw);
957 b.full = dfixed_div(c, b);
958 a.full = dfixed_div(a, b);
959 line_fill_time = dfixed_trunc(a);
960
961 if (line_fill_time < wm->active_time)
962 return latency;
963 else
964 return latency + (line_fill_time - wm->active_time);
965
966}
967
968/**
969 * dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display - check
970 * average and available dram bandwidth
971 *
972 * @wm: watermark calculation data
973 *
974 * Check if the display average bandwidth fits in the display
975 * dram bandwidth (CIK).
976 * Used for display watermark bandwidth calculations
977 * Returns true if the display fits, false if not.
978 */
979static bool dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(struct dce10_wm_params *wm)
980{
981 if (dce_v11_0_average_bandwidth(wm) <=
982 (dce_v11_0_dram_bandwidth_for_display(wm) / wm->num_heads))
983 return true;
984 else
985 return false;
986}
987
988/**
989 * dce_v11_0_average_bandwidth_vs_available_bandwidth - check
990 * average and available bandwidth
991 *
992 * @wm: watermark calculation data
993 *
994 * Check if the display average bandwidth fits in the display
995 * available bandwidth (CIK).
996 * Used for display watermark bandwidth calculations
997 * Returns true if the display fits, false if not.
998 */
999static bool dce_v11_0_average_bandwidth_vs_available_bandwidth(struct dce10_wm_params *wm)
1000{
1001 if (dce_v11_0_average_bandwidth(wm) <=
1002 (dce_v11_0_available_bandwidth(wm) / wm->num_heads))
1003 return true;
1004 else
1005 return false;
1006}
1007
1008/**
1009 * dce_v11_0_check_latency_hiding - check latency hiding
1010 *
1011 * @wm: watermark calculation data
1012 *
1013 * Check latency hiding (CIK).
1014 * Used for display watermark bandwidth calculations
1015 * Returns true if the display fits, false if not.
1016 */
1017static bool dce_v11_0_check_latency_hiding(struct dce10_wm_params *wm)
1018{
1019 u32 lb_partitions = wm->lb_size / wm->src_width;
1020 u32 line_time = wm->active_time + wm->blank_time;
1021 u32 latency_tolerant_lines;
1022 u32 latency_hiding;
1023 fixed20_12 a;
1024
1025 a.full = dfixed_const(1);
1026 if (wm->vsc.full > a.full)
1027 latency_tolerant_lines = 1;
1028 else {
1029 if (lb_partitions <= (wm->vtaps + 1))
1030 latency_tolerant_lines = 1;
1031 else
1032 latency_tolerant_lines = 2;
1033 }
1034
1035 latency_hiding = (latency_tolerant_lines * line_time + wm->blank_time);
1036
1037 if (dce_v11_0_latency_watermark(wm) <= latency_hiding)
1038 return true;
1039 else
1040 return false;
1041}
1042
1043/**
1044 * dce_v11_0_program_watermarks - program display watermarks
1045 *
1046 * @adev: amdgpu_device pointer
1047 * @amdgpu_crtc: the selected display controller
1048 * @lb_size: line buffer size
1049 * @num_heads: number of display controllers in use
1050 *
1051 * Calculate and program the display watermarks for the
1052 * selected display controller (CIK).
1053 */
1054static void dce_v11_0_program_watermarks(struct amdgpu_device *adev,
1055 struct amdgpu_crtc *amdgpu_crtc,
1056 u32 lb_size, u32 num_heads)
1057{
1058 struct drm_display_mode *mode = &amdgpu_crtc->base.mode;
1059 struct dce10_wm_params wm_low, wm_high;
1060 u32 active_time;
1061 u32 line_time = 0;
1062 u32 latency_watermark_a = 0, latency_watermark_b = 0;
1063 u32 tmp, wm_mask, lb_vblank_lead_lines = 0;
1064
1065 if (amdgpu_crtc->base.enabled && num_heads && mode) {
1066 active_time = (u32) div_u64((u64)mode->crtc_hdisplay * 1000000,
1067 (u32)mode->clock);
1068 line_time = (u32) div_u64((u64)mode->crtc_htotal * 1000000,
1069 (u32)mode->clock);
1070 line_time = min(line_time, (u32)65535);
1071
1072 /* watermark for high clocks */
1073 if (adev->pm.dpm_enabled) {
1074 wm_high.yclk =
1075 amdgpu_dpm_get_mclk(adev, false) * 10;
1076 wm_high.sclk =
1077 amdgpu_dpm_get_sclk(adev, false) * 10;
1078 } else {
1079 wm_high.yclk = adev->pm.current_mclk * 10;
1080 wm_high.sclk = adev->pm.current_sclk * 10;
1081 }
1082
1083 wm_high.disp_clk = mode->clock;
1084 wm_high.src_width = mode->crtc_hdisplay;
1085 wm_high.active_time = active_time;
1086 wm_high.blank_time = line_time - wm_high.active_time;
1087 wm_high.interlaced = false;
1088 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1089 wm_high.interlaced = true;
1090 wm_high.vsc = amdgpu_crtc->vsc;
1091 wm_high.vtaps = 1;
1092 if (amdgpu_crtc->rmx_type != RMX_OFF)
1093 wm_high.vtaps = 2;
1094 wm_high.bytes_per_pixel = 4; /* XXX: get this from fb config */
1095 wm_high.lb_size = lb_size;
1096 wm_high.dram_channels = cik_get_number_of_dram_channels(adev);
1097 wm_high.num_heads = num_heads;
1098
1099 /* set for high clocks */
1100 latency_watermark_a = min(dce_v11_0_latency_watermark(&wm_high), (u32)65535);
1101
1102 /* possibly force display priority to high */
1103 /* should really do this at mode validation time... */
1104 if (!dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_high) ||
1105 !dce_v11_0_average_bandwidth_vs_available_bandwidth(&wm_high) ||
1106 !dce_v11_0_check_latency_hiding(&wm_high) ||
1107 (adev->mode_info.disp_priority == 2)) {
1108 DRM_DEBUG_KMS("force priority to high\n");
1109 }
1110
1111 /* watermark for low clocks */
1112 if (adev->pm.dpm_enabled) {
1113 wm_low.yclk =
1114 amdgpu_dpm_get_mclk(adev, true) * 10;
1115 wm_low.sclk =
1116 amdgpu_dpm_get_sclk(adev, true) * 10;
1117 } else {
1118 wm_low.yclk = adev->pm.current_mclk * 10;
1119 wm_low.sclk = adev->pm.current_sclk * 10;
1120 }
1121
1122 wm_low.disp_clk = mode->clock;
1123 wm_low.src_width = mode->crtc_hdisplay;
1124 wm_low.active_time = active_time;
1125 wm_low.blank_time = line_time - wm_low.active_time;
1126 wm_low.interlaced = false;
1127 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1128 wm_low.interlaced = true;
1129 wm_low.vsc = amdgpu_crtc->vsc;
1130 wm_low.vtaps = 1;
1131 if (amdgpu_crtc->rmx_type != RMX_OFF)
1132 wm_low.vtaps = 2;
1133 wm_low.bytes_per_pixel = 4; /* XXX: get this from fb config */
1134 wm_low.lb_size = lb_size;
1135 wm_low.dram_channels = cik_get_number_of_dram_channels(adev);
1136 wm_low.num_heads = num_heads;
1137
1138 /* set for low clocks */
1139 latency_watermark_b = min(dce_v11_0_latency_watermark(&wm_low), (u32)65535);
1140
1141 /* possibly force display priority to high */
1142 /* should really do this at mode validation time... */
1143 if (!dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_low) ||
1144 !dce_v11_0_average_bandwidth_vs_available_bandwidth(&wm_low) ||
1145 !dce_v11_0_check_latency_hiding(&wm_low) ||
1146 (adev->mode_info.disp_priority == 2)) {
1147 DRM_DEBUG_KMS("force priority to high\n");
1148 }
1149 lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode->crtc_hdisplay);
1150 }
1151
1152 /* select wm A */
1153 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset);
1154 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 1);
1155 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1156 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1157 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_a);
1158 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1159 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1160 /* select wm B */
1161 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 2);
1162 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1163 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1164 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_b);
1165 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1166 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1167 /* restore original selection */
1168 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask);
1169
1170 /* save values for DPM */
1171 amdgpu_crtc->line_time = line_time;
1172 amdgpu_crtc->wm_high = latency_watermark_a;
1173 amdgpu_crtc->wm_low = latency_watermark_b;
1174 /* Save number of lines the linebuffer leads before the scanout */
1175 amdgpu_crtc->lb_vblank_lead_lines = lb_vblank_lead_lines;
1176}
1177
1178/**
1179 * dce_v11_0_bandwidth_update - program display watermarks
1180 *
1181 * @adev: amdgpu_device pointer
1182 *
1183 * Calculate and program the display watermarks and line
1184 * buffer allocation (CIK).
1185 */
1186static void dce_v11_0_bandwidth_update(struct amdgpu_device *adev)
1187{
1188 struct drm_display_mode *mode = NULL;
1189 u32 num_heads = 0, lb_size;
1190 int i;
1191
1192 amdgpu_display_update_priority(adev);
1193
1194 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1195 if (adev->mode_info.crtcs[i]->base.enabled)
1196 num_heads++;
1197 }
1198 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1199 mode = &adev->mode_info.crtcs[i]->base.mode;
1200 lb_size = dce_v11_0_line_buffer_adjust(adev, adev->mode_info.crtcs[i], mode);
1201 dce_v11_0_program_watermarks(adev, adev->mode_info.crtcs[i],
1202 lb_size, num_heads);
1203 }
1204}
1205
1206static void dce_v11_0_audio_get_connected_pins(struct amdgpu_device *adev)
1207{
1208 int i;
1209 u32 offset, tmp;
1210
1211 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1212 offset = adev->mode_info.audio.pin[i].offset;
1213 tmp = RREG32_AUDIO_ENDPT(offset,
1214 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT);
1215 if (((tmp &
1216 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK) >>
1217 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT) == 1)
1218 adev->mode_info.audio.pin[i].connected = false;
1219 else
1220 adev->mode_info.audio.pin[i].connected = true;
1221 }
1222}
1223
1224static struct amdgpu_audio_pin *dce_v11_0_audio_get_pin(struct amdgpu_device *adev)
1225{
1226 int i;
1227
1228 dce_v11_0_audio_get_connected_pins(adev);
1229
1230 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1231 if (adev->mode_info.audio.pin[i].connected)
1232 return &adev->mode_info.audio.pin[i];
1233 }
1234 DRM_ERROR("No connected audio pins found!\n");
1235 return NULL;
1236}
1237
1238static void dce_v11_0_afmt_audio_select_pin(struct drm_encoder *encoder)
1239{
1240 struct amdgpu_device *adev = drm_to_adev(encoder->dev);
1241 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1242 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1243 u32 tmp;
1244
1245 if (!dig || !dig->afmt || !dig->afmt->pin)
1246 return;
1247
1248 tmp = RREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset);
1249 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, dig->afmt->pin->id);
1250 WREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset, tmp);
1251}
1252
1253static void dce_v11_0_audio_write_latency_fields(struct drm_encoder *encoder,
1254 struct drm_display_mode *mode)
1255{
1256 struct drm_device *dev = encoder->dev;
1257 struct amdgpu_device *adev = drm_to_adev(dev);
1258 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1259 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1260 struct drm_connector *connector;
1261 struct drm_connector_list_iter iter;
1262 struct amdgpu_connector *amdgpu_connector = NULL;
1263 u32 tmp;
1264 int interlace = 0;
1265
1266 if (!dig || !dig->afmt || !dig->afmt->pin)
1267 return;
1268
1269 drm_connector_list_iter_begin(dev, &iter);
1270 drm_for_each_connector_iter(connector, &iter) {
1271 if (connector->encoder == encoder) {
1272 amdgpu_connector = to_amdgpu_connector(connector);
1273 break;
1274 }
1275 }
1276 drm_connector_list_iter_end(&iter);
1277
1278 if (!amdgpu_connector) {
1279 DRM_ERROR("Couldn't find encoder's connector\n");
1280 return;
1281 }
1282
1283 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1284 interlace = 1;
1285 if (connector->latency_present[interlace]) {
1286 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1287 VIDEO_LIPSYNC, connector->video_latency[interlace]);
1288 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1289 AUDIO_LIPSYNC, connector->audio_latency[interlace]);
1290 } else {
1291 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1292 VIDEO_LIPSYNC, 0);
1293 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1294 AUDIO_LIPSYNC, 0);
1295 }
1296 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1297 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC, tmp);
1298}
1299
1300static void dce_v11_0_audio_write_speaker_allocation(struct drm_encoder *encoder)
1301{
1302 struct drm_device *dev = encoder->dev;
1303 struct amdgpu_device *adev = drm_to_adev(dev);
1304 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1305 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1306 struct drm_connector *connector;
1307 struct drm_connector_list_iter iter;
1308 struct amdgpu_connector *amdgpu_connector = NULL;
1309 u32 tmp;
1310 u8 *sadb = NULL;
1311 int sad_count;
1312
1313 if (!dig || !dig->afmt || !dig->afmt->pin)
1314 return;
1315
1316 drm_connector_list_iter_begin(dev, &iter);
1317 drm_for_each_connector_iter(connector, &iter) {
1318 if (connector->encoder == encoder) {
1319 amdgpu_connector = to_amdgpu_connector(connector);
1320 break;
1321 }
1322 }
1323 drm_connector_list_iter_end(&iter);
1324
1325 if (!amdgpu_connector) {
1326 DRM_ERROR("Couldn't find encoder's connector\n");
1327 return;
1328 }
1329
1330 sad_count = drm_edid_to_speaker_allocation(amdgpu_connector_edid(connector), &sadb);
1331 if (sad_count < 0) {
1332 DRM_ERROR("Couldn't read Speaker Allocation Data Block: %d\n", sad_count);
1333 sad_count = 0;
1334 }
1335
1336 /* program the speaker allocation */
1337 tmp = RREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1338 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER);
1339 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1340 DP_CONNECTION, 0);
1341 /* set HDMI mode */
1342 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1343 HDMI_CONNECTION, 1);
1344 if (sad_count)
1345 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1346 SPEAKER_ALLOCATION, sadb[0]);
1347 else
1348 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1349 SPEAKER_ALLOCATION, 5); /* stereo */
1350 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1351 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER, tmp);
1352
1353 kfree(sadb);
1354}
1355
1356static void dce_v11_0_audio_write_sad_regs(struct drm_encoder *encoder)
1357{
1358 struct drm_device *dev = encoder->dev;
1359 struct amdgpu_device *adev = drm_to_adev(dev);
1360 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1361 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1362 struct drm_connector *connector;
1363 struct drm_connector_list_iter iter;
1364 struct amdgpu_connector *amdgpu_connector = NULL;
1365 struct cea_sad *sads;
1366 int i, sad_count;
1367
1368 static const u16 eld_reg_to_type[][2] = {
1369 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
1370 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
1371 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
1372 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
1373 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
1374 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
1375 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
1376 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
1377 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
1378 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
1379 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
1380 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
1381 };
1382
1383 if (!dig || !dig->afmt || !dig->afmt->pin)
1384 return;
1385
1386 drm_connector_list_iter_begin(dev, &iter);
1387 drm_for_each_connector_iter(connector, &iter) {
1388 if (connector->encoder == encoder) {
1389 amdgpu_connector = to_amdgpu_connector(connector);
1390 break;
1391 }
1392 }
1393 drm_connector_list_iter_end(&iter);
1394
1395 if (!amdgpu_connector) {
1396 DRM_ERROR("Couldn't find encoder's connector\n");
1397 return;
1398 }
1399
1400 sad_count = drm_edid_to_sad(amdgpu_connector_edid(connector), &sads);
1401 if (sad_count < 0)
1402 DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
1403 if (sad_count <= 0)
1404 return;
1405 BUG_ON(!sads);
1406
1407 for (i = 0; i < ARRAY_SIZE(eld_reg_to_type); i++) {
1408 u32 tmp = 0;
1409 u8 stereo_freqs = 0;
1410 int max_channels = -1;
1411 int j;
1412
1413 for (j = 0; j < sad_count; j++) {
1414 struct cea_sad *sad = &sads[j];
1415
1416 if (sad->format == eld_reg_to_type[i][1]) {
1417 if (sad->channels > max_channels) {
1418 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1419 MAX_CHANNELS, sad->channels);
1420 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1421 DESCRIPTOR_BYTE_2, sad->byte2);
1422 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1423 SUPPORTED_FREQUENCIES, sad->freq);
1424 max_channels = sad->channels;
1425 }
1426
1427 if (sad->format == HDMI_AUDIO_CODING_TYPE_PCM)
1428 stereo_freqs |= sad->freq;
1429 else
1430 break;
1431 }
1432 }
1433
1434 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1435 SUPPORTED_FREQUENCIES_STEREO, stereo_freqs);
1436 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset, eld_reg_to_type[i][0], tmp);
1437 }
1438
1439 kfree(sads);
1440}
1441
1442static void dce_v11_0_audio_enable(struct amdgpu_device *adev,
1443 struct amdgpu_audio_pin *pin,
1444 bool enable)
1445{
1446 if (!pin)
1447 return;
1448
1449 WREG32_AUDIO_ENDPT(pin->offset, ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL,
1450 enable ? AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK : 0);
1451}
1452
1453static const u32 pin_offsets[] =
1454{
1455 AUD0_REGISTER_OFFSET,
1456 AUD1_REGISTER_OFFSET,
1457 AUD2_REGISTER_OFFSET,
1458 AUD3_REGISTER_OFFSET,
1459 AUD4_REGISTER_OFFSET,
1460 AUD5_REGISTER_OFFSET,
1461 AUD6_REGISTER_OFFSET,
1462 AUD7_REGISTER_OFFSET,
1463};
1464
1465static int dce_v11_0_audio_init(struct amdgpu_device *adev)
1466{
1467 int i;
1468
1469 if (!amdgpu_audio)
1470 return 0;
1471
1472 adev->mode_info.audio.enabled = true;
1473
1474 switch (adev->asic_type) {
1475 case CHIP_CARRIZO:
1476 case CHIP_STONEY:
1477 adev->mode_info.audio.num_pins = 7;
1478 break;
1479 case CHIP_POLARIS10:
1480 case CHIP_VEGAM:
1481 adev->mode_info.audio.num_pins = 8;
1482 break;
1483 case CHIP_POLARIS11:
1484 case CHIP_POLARIS12:
1485 adev->mode_info.audio.num_pins = 6;
1486 break;
1487 default:
1488 return -EINVAL;
1489 }
1490
1491 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1492 adev->mode_info.audio.pin[i].channels = -1;
1493 adev->mode_info.audio.pin[i].rate = -1;
1494 adev->mode_info.audio.pin[i].bits_per_sample = -1;
1495 adev->mode_info.audio.pin[i].status_bits = 0;
1496 adev->mode_info.audio.pin[i].category_code = 0;
1497 adev->mode_info.audio.pin[i].connected = false;
1498 adev->mode_info.audio.pin[i].offset = pin_offsets[i];
1499 adev->mode_info.audio.pin[i].id = i;
1500 /* disable audio. it will be set up later */
1501 /* XXX remove once we switch to ip funcs */
1502 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1503 }
1504
1505 return 0;
1506}
1507
1508static void dce_v11_0_audio_fini(struct amdgpu_device *adev)
1509{
1510 int i;
1511
1512 if (!amdgpu_audio)
1513 return;
1514
1515 if (!adev->mode_info.audio.enabled)
1516 return;
1517
1518 for (i = 0; i < adev->mode_info.audio.num_pins; i++)
1519 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1520
1521 adev->mode_info.audio.enabled = false;
1522}
1523
1524/*
1525 * update the N and CTS parameters for a given pixel clock rate
1526 */
1527static void dce_v11_0_afmt_update_ACR(struct drm_encoder *encoder, uint32_t clock)
1528{
1529 struct drm_device *dev = encoder->dev;
1530 struct amdgpu_device *adev = drm_to_adev(dev);
1531 struct amdgpu_afmt_acr acr = amdgpu_afmt_acr(clock);
1532 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1533 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1534 u32 tmp;
1535
1536 tmp = RREG32(mmHDMI_ACR_32_0 + dig->afmt->offset);
1537 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz);
1538 WREG32(mmHDMI_ACR_32_0 + dig->afmt->offset, tmp);
1539 tmp = RREG32(mmHDMI_ACR_32_1 + dig->afmt->offset);
1540 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);
1541 WREG32(mmHDMI_ACR_32_1 + dig->afmt->offset, tmp);
1542
1543 tmp = RREG32(mmHDMI_ACR_44_0 + dig->afmt->offset);
1544 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz);
1545 WREG32(mmHDMI_ACR_44_0 + dig->afmt->offset, tmp);
1546 tmp = RREG32(mmHDMI_ACR_44_1 + dig->afmt->offset);
1547 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz);
1548 WREG32(mmHDMI_ACR_44_1 + dig->afmt->offset, tmp);
1549
1550 tmp = RREG32(mmHDMI_ACR_48_0 + dig->afmt->offset);
1551 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz);
1552 WREG32(mmHDMI_ACR_48_0 + dig->afmt->offset, tmp);
1553 tmp = RREG32(mmHDMI_ACR_48_1 + dig->afmt->offset);
1554 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz);
1555 WREG32(mmHDMI_ACR_48_1 + dig->afmt->offset, tmp);
1556
1557}
1558
1559/*
1560 * build a HDMI Video Info Frame
1561 */
1562static void dce_v11_0_afmt_update_avi_infoframe(struct drm_encoder *encoder,
1563 void *buffer, size_t size)
1564{
1565 struct drm_device *dev = encoder->dev;
1566 struct amdgpu_device *adev = drm_to_adev(dev);
1567 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1568 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1569 uint8_t *frame = buffer + 3;
1570 uint8_t *header = buffer;
1571
1572 WREG32(mmAFMT_AVI_INFO0 + dig->afmt->offset,
1573 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
1574 WREG32(mmAFMT_AVI_INFO1 + dig->afmt->offset,
1575 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
1576 WREG32(mmAFMT_AVI_INFO2 + dig->afmt->offset,
1577 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
1578 WREG32(mmAFMT_AVI_INFO3 + dig->afmt->offset,
1579 frame[0xC] | (frame[0xD] << 8) | (header[1] << 24));
1580}
1581
1582static void dce_v11_0_audio_set_dto(struct drm_encoder *encoder, u32 clock)
1583{
1584 struct drm_device *dev = encoder->dev;
1585 struct amdgpu_device *adev = drm_to_adev(dev);
1586 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1587 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1588 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1589 u32 dto_phase = 24 * 1000;
1590 u32 dto_modulo = clock;
1591 u32 tmp;
1592
1593 if (!dig || !dig->afmt)
1594 return;
1595
1596 /* XXX two dtos; generally use dto0 for hdmi */
1597 /* Express [24MHz / target pixel clock] as an exact rational
1598 * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE
1599 * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
1600 */
1601 tmp = RREG32(mmDCCG_AUDIO_DTO_SOURCE);
1602 tmp = REG_SET_FIELD(tmp, DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL,
1603 amdgpu_crtc->crtc_id);
1604 WREG32(mmDCCG_AUDIO_DTO_SOURCE, tmp);
1605 WREG32(mmDCCG_AUDIO_DTO0_PHASE, dto_phase);
1606 WREG32(mmDCCG_AUDIO_DTO0_MODULE, dto_modulo);
1607}
1608
1609/*
1610 * update the info frames with the data from the current display mode
1611 */
1612static void dce_v11_0_afmt_setmode(struct drm_encoder *encoder,
1613 struct drm_display_mode *mode)
1614{
1615 struct drm_device *dev = encoder->dev;
1616 struct amdgpu_device *adev = drm_to_adev(dev);
1617 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1618 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1619 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
1620 u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
1621 struct hdmi_avi_infoframe frame;
1622 ssize_t err;
1623 u32 tmp;
1624 int bpc = 8;
1625
1626 if (!dig || !dig->afmt)
1627 return;
1628
1629 /* Silent, r600_hdmi_enable will raise WARN for us */
1630 if (!dig->afmt->enabled)
1631 return;
1632
1633 /* hdmi deep color mode general control packets setup, if bpc > 8 */
1634 if (encoder->crtc) {
1635 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1636 bpc = amdgpu_crtc->bpc;
1637 }
1638
1639 /* disable audio prior to setting up hw */
1640 dig->afmt->pin = dce_v11_0_audio_get_pin(adev);
1641 dce_v11_0_audio_enable(adev, dig->afmt->pin, false);
1642
1643 dce_v11_0_audio_set_dto(encoder, mode->clock);
1644
1645 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1646 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1);
1647 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp); /* send null packets when required */
1648
1649 WREG32(mmAFMT_AUDIO_CRC_CONTROL + dig->afmt->offset, 0x1000);
1650
1651 tmp = RREG32(mmHDMI_CONTROL + dig->afmt->offset);
1652 switch (bpc) {
1653 case 0:
1654 case 6:
1655 case 8:
1656 case 16:
1657 default:
1658 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0);
1659 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0);
1660 DRM_DEBUG("%s: Disabling hdmi deep color for %d bpc.\n",
1661 connector->name, bpc);
1662 break;
1663 case 10:
1664 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1665 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1);
1666 DRM_DEBUG("%s: Enabling hdmi deep color 30 for 10 bpc.\n",
1667 connector->name);
1668 break;
1669 case 12:
1670 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1671 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2);
1672 DRM_DEBUG("%s: Enabling hdmi deep color 36 for 12 bpc.\n",
1673 connector->name);
1674 break;
1675 }
1676 WREG32(mmHDMI_CONTROL + dig->afmt->offset, tmp);
1677
1678 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1679 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); /* send null packets when required */
1680 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); /* send general control packets */
1681 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packets every frame */
1682 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp);
1683
1684 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1685 /* enable audio info frames (frames won't be set until audio is enabled) */
1686 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, 1);
1687 /* required for audio info values to be updated */
1688 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_CONT, 1);
1689 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1690
1691 tmp = RREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset);
1692 /* required for audio info values to be updated */
1693 tmp = REG_SET_FIELD(tmp, AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1);
1694 WREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1695
1696 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1697 /* anything other than 0 */
1698 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, 2);
1699 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1700
1701 WREG32(mmHDMI_GC + dig->afmt->offset, 0); /* unset HDMI_GC_AVMUTE */
1702
1703 tmp = RREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1704 /* set the default audio delay */
1705 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);
1706 /* should be suffient for all audio modes and small enough for all hblanks */
1707 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);
1708 WREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1709
1710 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1711 /* allow 60958 channel status fields to be updated */
1712 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1);
1713 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1714
1715 tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset);
1716 if (bpc > 8)
1717 /* clear SW CTS value */
1718 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 0);
1719 else
1720 /* select SW CTS value */
1721 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 1);
1722 /* allow hw to sent ACR packets when required */
1723 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1);
1724 WREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset, tmp);
1725
1726 dce_v11_0_afmt_update_ACR(encoder, mode->clock);
1727
1728 tmp = RREG32(mmAFMT_60958_0 + dig->afmt->offset);
1729 tmp = REG_SET_FIELD(tmp, AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, 1);
1730 WREG32(mmAFMT_60958_0 + dig->afmt->offset, tmp);
1731
1732 tmp = RREG32(mmAFMT_60958_1 + dig->afmt->offset);
1733 tmp = REG_SET_FIELD(tmp, AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, 2);
1734 WREG32(mmAFMT_60958_1 + dig->afmt->offset, tmp);
1735
1736 tmp = RREG32(mmAFMT_60958_2 + dig->afmt->offset);
1737 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3);
1738 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4);
1739 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5);
1740 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6);
1741 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7);
1742 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8);
1743 WREG32(mmAFMT_60958_2 + dig->afmt->offset, tmp);
1744
1745 dce_v11_0_audio_write_speaker_allocation(encoder);
1746
1747 WREG32(mmAFMT_AUDIO_PACKET_CONTROL2 + dig->afmt->offset,
1748 (0xff << AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT));
1749
1750 dce_v11_0_afmt_audio_select_pin(encoder);
1751 dce_v11_0_audio_write_sad_regs(encoder);
1752 dce_v11_0_audio_write_latency_fields(encoder, mode);
1753
1754 err = drm_hdmi_avi_infoframe_from_display_mode(&frame, connector, mode);
1755 if (err < 0) {
1756 DRM_ERROR("failed to setup AVI infoframe: %zd\n", err);
1757 return;
1758 }
1759
1760 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
1761 if (err < 0) {
1762 DRM_ERROR("failed to pack AVI infoframe: %zd\n", err);
1763 return;
1764 }
1765
1766 dce_v11_0_afmt_update_avi_infoframe(encoder, buffer, sizeof(buffer));
1767
1768 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1769 /* enable AVI info frames */
1770 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_SEND, 1);
1771 /* required for audio info values to be updated */
1772 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1);
1773 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1774
1775 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1776 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2);
1777 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1778
1779 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1780 /* send audio packets */
1781 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, 1);
1782 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1783
1784 WREG32(mmAFMT_RAMP_CONTROL0 + dig->afmt->offset, 0x00FFFFFF);
1785 WREG32(mmAFMT_RAMP_CONTROL1 + dig->afmt->offset, 0x007FFFFF);
1786 WREG32(mmAFMT_RAMP_CONTROL2 + dig->afmt->offset, 0x00000001);
1787 WREG32(mmAFMT_RAMP_CONTROL3 + dig->afmt->offset, 0x00000001);
1788
1789 /* enable audio after to setting up hw */
1790 dce_v11_0_audio_enable(adev, dig->afmt->pin, true);
1791}
1792
1793static void dce_v11_0_afmt_enable(struct drm_encoder *encoder, bool enable)
1794{
1795 struct drm_device *dev = encoder->dev;
1796 struct amdgpu_device *adev = drm_to_adev(dev);
1797 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1798 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1799
1800 if (!dig || !dig->afmt)
1801 return;
1802
1803 /* Silent, r600_hdmi_enable will raise WARN for us */
1804 if (enable && dig->afmt->enabled)
1805 return;
1806 if (!enable && !dig->afmt->enabled)
1807 return;
1808
1809 if (!enable && dig->afmt->pin) {
1810 dce_v11_0_audio_enable(adev, dig->afmt->pin, false);
1811 dig->afmt->pin = NULL;
1812 }
1813
1814 dig->afmt->enabled = enable;
1815
1816 DRM_DEBUG("%sabling AFMT interface @ 0x%04X for encoder 0x%x\n",
1817 enable ? "En" : "Dis", dig->afmt->offset, amdgpu_encoder->encoder_id);
1818}
1819
1820static int dce_v11_0_afmt_init(struct amdgpu_device *adev)
1821{
1822 int i;
1823
1824 for (i = 0; i < adev->mode_info.num_dig; i++)
1825 adev->mode_info.afmt[i] = NULL;
1826
1827 /* DCE11 has audio blocks tied to DIG encoders */
1828 for (i = 0; i < adev->mode_info.num_dig; i++) {
1829 adev->mode_info.afmt[i] = kzalloc(sizeof(struct amdgpu_afmt), GFP_KERNEL);
1830 if (adev->mode_info.afmt[i]) {
1831 adev->mode_info.afmt[i]->offset = dig_offsets[i];
1832 adev->mode_info.afmt[i]->id = i;
1833 } else {
1834 int j;
1835 for (j = 0; j < i; j++) {
1836 kfree(adev->mode_info.afmt[j]);
1837 adev->mode_info.afmt[j] = NULL;
1838 }
1839 return -ENOMEM;
1840 }
1841 }
1842 return 0;
1843}
1844
1845static void dce_v11_0_afmt_fini(struct amdgpu_device *adev)
1846{
1847 int i;
1848
1849 for (i = 0; i < adev->mode_info.num_dig; i++) {
1850 kfree(adev->mode_info.afmt[i]);
1851 adev->mode_info.afmt[i] = NULL;
1852 }
1853}
1854
1855static const u32 vga_control_regs[6] =
1856{
1857 mmD1VGA_CONTROL,
1858 mmD2VGA_CONTROL,
1859 mmD3VGA_CONTROL,
1860 mmD4VGA_CONTROL,
1861 mmD5VGA_CONTROL,
1862 mmD6VGA_CONTROL,
1863};
1864
1865static void dce_v11_0_vga_enable(struct drm_crtc *crtc, bool enable)
1866{
1867 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1868 struct drm_device *dev = crtc->dev;
1869 struct amdgpu_device *adev = drm_to_adev(dev);
1870 u32 vga_control;
1871
1872 vga_control = RREG32(vga_control_regs[amdgpu_crtc->crtc_id]) & ~1;
1873 if (enable)
1874 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control | 1);
1875 else
1876 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control);
1877}
1878
1879static void dce_v11_0_grph_enable(struct drm_crtc *crtc, bool enable)
1880{
1881 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1882 struct drm_device *dev = crtc->dev;
1883 struct amdgpu_device *adev = drm_to_adev(dev);
1884
1885 if (enable)
1886 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 1);
1887 else
1888 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 0);
1889}
1890
1891static int dce_v11_0_crtc_do_set_base(struct drm_crtc *crtc,
1892 struct drm_framebuffer *fb,
1893 int x, int y, int atomic)
1894{
1895 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1896 struct drm_device *dev = crtc->dev;
1897 struct amdgpu_device *adev = drm_to_adev(dev);
1898 struct drm_framebuffer *target_fb;
1899 struct drm_gem_object *obj;
1900 struct amdgpu_bo *abo;
1901 uint64_t fb_location, tiling_flags;
1902 uint32_t fb_format, fb_pitch_pixels;
1903 u32 fb_swap = REG_SET_FIELD(0, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, ENDIAN_NONE);
1904 u32 pipe_config;
1905 u32 tmp, viewport_w, viewport_h;
1906 int r;
1907 bool bypass_lut = false;
1908
1909 /* no fb bound */
1910 if (!atomic && !crtc->primary->fb) {
1911 DRM_DEBUG_KMS("No FB bound\n");
1912 return 0;
1913 }
1914
1915 if (atomic)
1916 target_fb = fb;
1917 else
1918 target_fb = crtc->primary->fb;
1919
1920 /* If atomic, assume fb object is pinned & idle & fenced and
1921 * just update base pointers
1922 */
1923 obj = target_fb->obj[0];
1924 abo = gem_to_amdgpu_bo(obj);
1925 r = amdgpu_bo_reserve(abo, false);
1926 if (unlikely(r != 0))
1927 return r;
1928
1929 if (!atomic) {
1930 r = amdgpu_bo_pin(abo, AMDGPU_GEM_DOMAIN_VRAM);
1931 if (unlikely(r != 0)) {
1932 amdgpu_bo_unreserve(abo);
1933 return -EINVAL;
1934 }
1935 }
1936 fb_location = amdgpu_bo_gpu_offset(abo);
1937
1938 amdgpu_bo_get_tiling_flags(abo, &tiling_flags);
1939 amdgpu_bo_unreserve(abo);
1940
1941 pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG);
1942
1943 switch (target_fb->format->format) {
1944 case DRM_FORMAT_C8:
1945 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 0);
1946 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1947 break;
1948 case DRM_FORMAT_XRGB4444:
1949 case DRM_FORMAT_ARGB4444:
1950 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1951 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 2);
1952#ifdef __BIG_ENDIAN
1953 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1954 ENDIAN_8IN16);
1955#endif
1956 break;
1957 case DRM_FORMAT_XRGB1555:
1958 case DRM_FORMAT_ARGB1555:
1959 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1960 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1961#ifdef __BIG_ENDIAN
1962 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1963 ENDIAN_8IN16);
1964#endif
1965 break;
1966 case DRM_FORMAT_BGRX5551:
1967 case DRM_FORMAT_BGRA5551:
1968 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1969 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 5);
1970#ifdef __BIG_ENDIAN
1971 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1972 ENDIAN_8IN16);
1973#endif
1974 break;
1975 case DRM_FORMAT_RGB565:
1976 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1977 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1978#ifdef __BIG_ENDIAN
1979 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1980 ENDIAN_8IN16);
1981#endif
1982 break;
1983 case DRM_FORMAT_XRGB8888:
1984 case DRM_FORMAT_ARGB8888:
1985 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1986 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1987#ifdef __BIG_ENDIAN
1988 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1989 ENDIAN_8IN32);
1990#endif
1991 break;
1992 case DRM_FORMAT_XRGB2101010:
1993 case DRM_FORMAT_ARGB2101010:
1994 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1995 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1996#ifdef __BIG_ENDIAN
1997 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1998 ENDIAN_8IN32);
1999#endif
2000 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
2001 bypass_lut = true;
2002 break;
2003 case DRM_FORMAT_BGRX1010102:
2004 case DRM_FORMAT_BGRA1010102:
2005 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
2006 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 4);
2007#ifdef __BIG_ENDIAN
2008 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
2009 ENDIAN_8IN32);
2010#endif
2011 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
2012 bypass_lut = true;
2013 break;
2014 case DRM_FORMAT_XBGR8888:
2015 case DRM_FORMAT_ABGR8888:
2016 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
2017 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
2018 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_RED_CROSSBAR, 2);
2019 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_BLUE_CROSSBAR, 2);
2020#ifdef __BIG_ENDIAN
2021 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
2022 ENDIAN_8IN32);
2023#endif
2024 break;
2025 default:
2026 DRM_ERROR("Unsupported screen format %p4cc\n",
2027 &target_fb->format->format);
2028 return -EINVAL;
2029 }
2030
2031 if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_2D_TILED_THIN1) {
2032 unsigned bankw, bankh, mtaspect, tile_split, num_banks;
2033
2034 bankw = AMDGPU_TILING_GET(tiling_flags, BANK_WIDTH);
2035 bankh = AMDGPU_TILING_GET(tiling_flags, BANK_HEIGHT);
2036 mtaspect = AMDGPU_TILING_GET(tiling_flags, MACRO_TILE_ASPECT);
2037 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT);
2038 num_banks = AMDGPU_TILING_GET(tiling_flags, NUM_BANKS);
2039
2040 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_NUM_BANKS, num_banks);
2041 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
2042 ARRAY_2D_TILED_THIN1);
2043 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_TILE_SPLIT,
2044 tile_split);
2045 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_WIDTH, bankw);
2046 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_HEIGHT, bankh);
2047 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MACRO_TILE_ASPECT,
2048 mtaspect);
2049 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MICRO_TILE_MODE,
2050 ADDR_SURF_MICRO_TILING_DISPLAY);
2051 } else if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_1D_TILED_THIN1) {
2052 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
2053 ARRAY_1D_TILED_THIN1);
2054 }
2055
2056 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_PIPE_CONFIG,
2057 pipe_config);
2058
2059 dce_v11_0_vga_enable(crtc, false);
2060
2061 /* Make sure surface address is updated at vertical blank rather than
2062 * horizontal blank
2063 */
2064 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
2065 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
2066 GRPH_SURFACE_UPDATE_H_RETRACE_EN, 0);
2067 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2068
2069 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2070 upper_32_bits(fb_location));
2071 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2072 upper_32_bits(fb_location));
2073 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2074 (u32)fb_location & GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK);
2075 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2076 (u32) fb_location & GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK);
2077 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
2078 WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc->crtc_offset, fb_swap);
2079
2080 /*
2081 * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT
2082 * for > 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to
2083 * retain the full precision throughout the pipeline.
2084 */
2085 tmp = RREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset);
2086 if (bypass_lut)
2087 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 1);
2088 else
2089 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 0);
2090 WREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset, tmp);
2091
2092 if (bypass_lut)
2093 DRM_DEBUG_KMS("Bypassing hardware LUT due to 10 bit fb scanout.\n");
2094
2095 WREG32(mmGRPH_SURFACE_OFFSET_X + amdgpu_crtc->crtc_offset, 0);
2096 WREG32(mmGRPH_SURFACE_OFFSET_Y + amdgpu_crtc->crtc_offset, 0);
2097 WREG32(mmGRPH_X_START + amdgpu_crtc->crtc_offset, 0);
2098 WREG32(mmGRPH_Y_START + amdgpu_crtc->crtc_offset, 0);
2099 WREG32(mmGRPH_X_END + amdgpu_crtc->crtc_offset, target_fb->width);
2100 WREG32(mmGRPH_Y_END + amdgpu_crtc->crtc_offset, target_fb->height);
2101
2102 fb_pitch_pixels = target_fb->pitches[0] / target_fb->format->cpp[0];
2103 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset, fb_pitch_pixels);
2104
2105 dce_v11_0_grph_enable(crtc, true);
2106
2107 WREG32(mmLB_DESKTOP_HEIGHT + amdgpu_crtc->crtc_offset,
2108 target_fb->height);
2109
2110 x &= ~3;
2111 y &= ~1;
2112 WREG32(mmVIEWPORT_START + amdgpu_crtc->crtc_offset,
2113 (x << 16) | y);
2114 viewport_w = crtc->mode.hdisplay;
2115 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
2116 WREG32(mmVIEWPORT_SIZE + amdgpu_crtc->crtc_offset,
2117 (viewport_w << 16) | viewport_h);
2118
2119 /* set pageflip to happen anywhere in vblank interval */
2120 WREG32(mmCRTC_MASTER_UPDATE_MODE + amdgpu_crtc->crtc_offset, 0);
2121
2122 if (!atomic && fb && fb != crtc->primary->fb) {
2123 abo = gem_to_amdgpu_bo(fb->obj[0]);
2124 r = amdgpu_bo_reserve(abo, true);
2125 if (unlikely(r != 0))
2126 return r;
2127 amdgpu_bo_unpin(abo);
2128 amdgpu_bo_unreserve(abo);
2129 }
2130
2131 /* Bytes per pixel may have changed */
2132 dce_v11_0_bandwidth_update(adev);
2133
2134 return 0;
2135}
2136
2137static void dce_v11_0_set_interleave(struct drm_crtc *crtc,
2138 struct drm_display_mode *mode)
2139{
2140 struct drm_device *dev = crtc->dev;
2141 struct amdgpu_device *adev = drm_to_adev(dev);
2142 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2143 u32 tmp;
2144
2145 tmp = RREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset);
2146 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2147 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 1);
2148 else
2149 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 0);
2150 WREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset, tmp);
2151}
2152
2153static void dce_v11_0_crtc_load_lut(struct drm_crtc *crtc)
2154{
2155 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2156 struct drm_device *dev = crtc->dev;
2157 struct amdgpu_device *adev = drm_to_adev(dev);
2158 u16 *r, *g, *b;
2159 int i;
2160 u32 tmp;
2161
2162 DRM_DEBUG_KMS("%d\n", amdgpu_crtc->crtc_id);
2163
2164 tmp = RREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2165 tmp = REG_SET_FIELD(tmp, INPUT_CSC_CONTROL, INPUT_CSC_GRPH_MODE, 0);
2166 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2167
2168 tmp = RREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset);
2169 tmp = REG_SET_FIELD(tmp, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_BYPASS, 1);
2170 WREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2171
2172 tmp = RREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2173 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0);
2174 WREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2175
2176 WREG32(mmDC_LUT_CONTROL + amdgpu_crtc->crtc_offset, 0);
2177
2178 WREG32(mmDC_LUT_BLACK_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0);
2179 WREG32(mmDC_LUT_BLACK_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0);
2180 WREG32(mmDC_LUT_BLACK_OFFSET_RED + amdgpu_crtc->crtc_offset, 0);
2181
2182 WREG32(mmDC_LUT_WHITE_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0xffff);
2183 WREG32(mmDC_LUT_WHITE_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0xffff);
2184 WREG32(mmDC_LUT_WHITE_OFFSET_RED + amdgpu_crtc->crtc_offset, 0xffff);
2185
2186 WREG32(mmDC_LUT_RW_MODE + amdgpu_crtc->crtc_offset, 0);
2187 WREG32(mmDC_LUT_WRITE_EN_MASK + amdgpu_crtc->crtc_offset, 0x00000007);
2188
2189 WREG32(mmDC_LUT_RW_INDEX + amdgpu_crtc->crtc_offset, 0);
2190 r = crtc->gamma_store;
2191 g = r + crtc->gamma_size;
2192 b = g + crtc->gamma_size;
2193 for (i = 0; i < 256; i++) {
2194 WREG32(mmDC_LUT_30_COLOR + amdgpu_crtc->crtc_offset,
2195 ((*r++ & 0xffc0) << 14) |
2196 ((*g++ & 0xffc0) << 4) |
2197 (*b++ >> 6));
2198 }
2199
2200 tmp = RREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2201 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, GRPH_DEGAMMA_MODE, 0);
2202 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR_DEGAMMA_MODE, 0);
2203 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR2_DEGAMMA_MODE, 0);
2204 WREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2205
2206 tmp = RREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset);
2207 tmp = REG_SET_FIELD(tmp, GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, 0);
2208 WREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2209
2210 tmp = RREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2211 tmp = REG_SET_FIELD(tmp, REGAMMA_CONTROL, GRPH_REGAMMA_MODE, 0);
2212 WREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2213
2214 tmp = RREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2215 tmp = REG_SET_FIELD(tmp, OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, 0);
2216 WREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2217
2218 /* XXX match this to the depth of the crtc fmt block, move to modeset? */
2219 WREG32(mmDENORM_CONTROL + amdgpu_crtc->crtc_offset, 0);
2220 /* XXX this only needs to be programmed once per crtc at startup,
2221 * not sure where the best place for it is
2222 */
2223 tmp = RREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset);
2224 tmp = REG_SET_FIELD(tmp, ALPHA_CONTROL, CURSOR_ALPHA_BLND_ENA, 1);
2225 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2226}
2227
2228static int dce_v11_0_pick_dig_encoder(struct drm_encoder *encoder)
2229{
2230 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
2231 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
2232
2233 switch (amdgpu_encoder->encoder_id) {
2234 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2235 if (dig->linkb)
2236 return 1;
2237 else
2238 return 0;
2239 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2240 if (dig->linkb)
2241 return 3;
2242 else
2243 return 2;
2244 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2245 if (dig->linkb)
2246 return 5;
2247 else
2248 return 4;
2249 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2250 return 6;
2251 default:
2252 DRM_ERROR("invalid encoder_id: 0x%x\n", amdgpu_encoder->encoder_id);
2253 return 0;
2254 }
2255}
2256
2257/**
2258 * dce_v11_0_pick_pll - Allocate a PPLL for use by the crtc.
2259 *
2260 * @crtc: drm crtc
2261 *
2262 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
2263 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
2264 * monitors a dedicated PPLL must be used. If a particular board has
2265 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
2266 * as there is no need to program the PLL itself. If we are not able to
2267 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
2268 * avoid messing up an existing monitor.
2269 *
2270 * Asic specific PLL information
2271 *
2272 * DCE 10.x
2273 * Tonga
2274 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
2275 * CI
2276 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
2277 *
2278 */
2279static u32 dce_v11_0_pick_pll(struct drm_crtc *crtc)
2280{
2281 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2282 struct drm_device *dev = crtc->dev;
2283 struct amdgpu_device *adev = drm_to_adev(dev);
2284 u32 pll_in_use;
2285 int pll;
2286
2287 if ((adev->asic_type == CHIP_POLARIS10) ||
2288 (adev->asic_type == CHIP_POLARIS11) ||
2289 (adev->asic_type == CHIP_POLARIS12) ||
2290 (adev->asic_type == CHIP_VEGAM)) {
2291 struct amdgpu_encoder *amdgpu_encoder =
2292 to_amdgpu_encoder(amdgpu_crtc->encoder);
2293 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
2294
2295 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))
2296 return ATOM_DP_DTO;
2297
2298 switch (amdgpu_encoder->encoder_id) {
2299 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2300 if (dig->linkb)
2301 return ATOM_COMBOPHY_PLL1;
2302 else
2303 return ATOM_COMBOPHY_PLL0;
2304 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2305 if (dig->linkb)
2306 return ATOM_COMBOPHY_PLL3;
2307 else
2308 return ATOM_COMBOPHY_PLL2;
2309 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2310 if (dig->linkb)
2311 return ATOM_COMBOPHY_PLL5;
2312 else
2313 return ATOM_COMBOPHY_PLL4;
2314 default:
2315 DRM_ERROR("invalid encoder_id: 0x%x\n", amdgpu_encoder->encoder_id);
2316 return ATOM_PPLL_INVALID;
2317 }
2318 }
2319
2320 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder))) {
2321 if (adev->clock.dp_extclk)
2322 /* skip PPLL programming if using ext clock */
2323 return ATOM_PPLL_INVALID;
2324 else {
2325 /* use the same PPLL for all DP monitors */
2326 pll = amdgpu_pll_get_shared_dp_ppll(crtc);
2327 if (pll != ATOM_PPLL_INVALID)
2328 return pll;
2329 }
2330 } else {
2331 /* use the same PPLL for all monitors with the same clock */
2332 pll = amdgpu_pll_get_shared_nondp_ppll(crtc);
2333 if (pll != ATOM_PPLL_INVALID)
2334 return pll;
2335 }
2336
2337 /* XXX need to determine what plls are available on each DCE11 part */
2338 pll_in_use = amdgpu_pll_get_use_mask(crtc);
2339 if (adev->flags & AMD_IS_APU) {
2340 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2341 return ATOM_PPLL1;
2342 if (!(pll_in_use & (1 << ATOM_PPLL0)))
2343 return ATOM_PPLL0;
2344 DRM_ERROR("unable to allocate a PPLL\n");
2345 return ATOM_PPLL_INVALID;
2346 } else {
2347 if (!(pll_in_use & (1 << ATOM_PPLL2)))
2348 return ATOM_PPLL2;
2349 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2350 return ATOM_PPLL1;
2351 if (!(pll_in_use & (1 << ATOM_PPLL0)))
2352 return ATOM_PPLL0;
2353 DRM_ERROR("unable to allocate a PPLL\n");
2354 return ATOM_PPLL_INVALID;
2355 }
2356 return ATOM_PPLL_INVALID;
2357}
2358
2359static void dce_v11_0_lock_cursor(struct drm_crtc *crtc, bool lock)
2360{
2361 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2362 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2363 uint32_t cur_lock;
2364
2365 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset);
2366 if (lock)
2367 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1);
2368 else
2369 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0);
2370 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock);
2371}
2372
2373static void dce_v11_0_hide_cursor(struct drm_crtc *crtc)
2374{
2375 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2376 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2377 u32 tmp;
2378
2379 tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2380 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 0);
2381 WREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2382}
2383
2384static void dce_v11_0_show_cursor(struct drm_crtc *crtc)
2385{
2386 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2387 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2388 u32 tmp;
2389
2390 WREG32(mmCUR_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2391 upper_32_bits(amdgpu_crtc->cursor_addr));
2392 WREG32(mmCUR_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2393 lower_32_bits(amdgpu_crtc->cursor_addr));
2394
2395 tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2396 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 1);
2397 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_MODE, 2);
2398 WREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2399}
2400
2401static int dce_v11_0_cursor_move_locked(struct drm_crtc *crtc,
2402 int x, int y)
2403{
2404 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2405 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2406 int xorigin = 0, yorigin = 0;
2407
2408 amdgpu_crtc->cursor_x = x;
2409 amdgpu_crtc->cursor_y = y;
2410
2411 /* avivo cursor are offset into the total surface */
2412 x += crtc->x;
2413 y += crtc->y;
2414 DRM_DEBUG("x %d y %d c->x %d c->y %d\n", x, y, crtc->x, crtc->y);
2415
2416 if (x < 0) {
2417 xorigin = min(-x, amdgpu_crtc->max_cursor_width - 1);
2418 x = 0;
2419 }
2420 if (y < 0) {
2421 yorigin = min(-y, amdgpu_crtc->max_cursor_height - 1);
2422 y = 0;
2423 }
2424
2425 WREG32(mmCUR_POSITION + amdgpu_crtc->crtc_offset, (x << 16) | y);
2426 WREG32(mmCUR_HOT_SPOT + amdgpu_crtc->crtc_offset, (xorigin << 16) | yorigin);
2427 WREG32(mmCUR_SIZE + amdgpu_crtc->crtc_offset,
2428 ((amdgpu_crtc->cursor_width - 1) << 16) | (amdgpu_crtc->cursor_height - 1));
2429
2430 return 0;
2431}
2432
2433static int dce_v11_0_crtc_cursor_move(struct drm_crtc *crtc,
2434 int x, int y)
2435{
2436 int ret;
2437
2438 dce_v11_0_lock_cursor(crtc, true);
2439 ret = dce_v11_0_cursor_move_locked(crtc, x, y);
2440 dce_v11_0_lock_cursor(crtc, false);
2441
2442 return ret;
2443}
2444
2445static int dce_v11_0_crtc_cursor_set2(struct drm_crtc *crtc,
2446 struct drm_file *file_priv,
2447 uint32_t handle,
2448 uint32_t width,
2449 uint32_t height,
2450 int32_t hot_x,
2451 int32_t hot_y)
2452{
2453 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2454 struct drm_gem_object *obj;
2455 struct amdgpu_bo *aobj;
2456 int ret;
2457
2458 if (!handle) {
2459 /* turn off cursor */
2460 dce_v11_0_hide_cursor(crtc);
2461 obj = NULL;
2462 goto unpin;
2463 }
2464
2465 if ((width > amdgpu_crtc->max_cursor_width) ||
2466 (height > amdgpu_crtc->max_cursor_height)) {
2467 DRM_ERROR("bad cursor width or height %d x %d\n", width, height);
2468 return -EINVAL;
2469 }
2470
2471 obj = drm_gem_object_lookup(file_priv, handle);
2472 if (!obj) {
2473 DRM_ERROR("Cannot find cursor object %x for crtc %d\n", handle, amdgpu_crtc->crtc_id);
2474 return -ENOENT;
2475 }
2476
2477 aobj = gem_to_amdgpu_bo(obj);
2478 ret = amdgpu_bo_reserve(aobj, false);
2479 if (ret != 0) {
2480 drm_gem_object_put(obj);
2481 return ret;
2482 }
2483
2484 ret = amdgpu_bo_pin(aobj, AMDGPU_GEM_DOMAIN_VRAM);
2485 amdgpu_bo_unreserve(aobj);
2486 if (ret) {
2487 DRM_ERROR("Failed to pin new cursor BO (%d)\n", ret);
2488 drm_gem_object_put(obj);
2489 return ret;
2490 }
2491 amdgpu_crtc->cursor_addr = amdgpu_bo_gpu_offset(aobj);
2492
2493 dce_v11_0_lock_cursor(crtc, true);
2494
2495 if (width != amdgpu_crtc->cursor_width ||
2496 height != amdgpu_crtc->cursor_height ||
2497 hot_x != amdgpu_crtc->cursor_hot_x ||
2498 hot_y != amdgpu_crtc->cursor_hot_y) {
2499 int x, y;
2500
2501 x = amdgpu_crtc->cursor_x + amdgpu_crtc->cursor_hot_x - hot_x;
2502 y = amdgpu_crtc->cursor_y + amdgpu_crtc->cursor_hot_y - hot_y;
2503
2504 dce_v11_0_cursor_move_locked(crtc, x, y);
2505
2506 amdgpu_crtc->cursor_width = width;
2507 amdgpu_crtc->cursor_height = height;
2508 amdgpu_crtc->cursor_hot_x = hot_x;
2509 amdgpu_crtc->cursor_hot_y = hot_y;
2510 }
2511
2512 dce_v11_0_show_cursor(crtc);
2513 dce_v11_0_lock_cursor(crtc, false);
2514
2515unpin:
2516 if (amdgpu_crtc->cursor_bo) {
2517 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo);
2518 ret = amdgpu_bo_reserve(aobj, true);
2519 if (likely(ret == 0)) {
2520 amdgpu_bo_unpin(aobj);
2521 amdgpu_bo_unreserve(aobj);
2522 }
2523 drm_gem_object_put(amdgpu_crtc->cursor_bo);
2524 }
2525
2526 amdgpu_crtc->cursor_bo = obj;
2527 return 0;
2528}
2529
2530static void dce_v11_0_cursor_reset(struct drm_crtc *crtc)
2531{
2532 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2533
2534 if (amdgpu_crtc->cursor_bo) {
2535 dce_v11_0_lock_cursor(crtc, true);
2536
2537 dce_v11_0_cursor_move_locked(crtc, amdgpu_crtc->cursor_x,
2538 amdgpu_crtc->cursor_y);
2539
2540 dce_v11_0_show_cursor(crtc);
2541
2542 dce_v11_0_lock_cursor(crtc, false);
2543 }
2544}
2545
2546static int dce_v11_0_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
2547 u16 *blue, uint32_t size,
2548 struct drm_modeset_acquire_ctx *ctx)
2549{
2550 dce_v11_0_crtc_load_lut(crtc);
2551
2552 return 0;
2553}
2554
2555static void dce_v11_0_crtc_destroy(struct drm_crtc *crtc)
2556{
2557 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2558
2559 drm_crtc_cleanup(crtc);
2560 kfree(amdgpu_crtc);
2561}
2562
2563static const struct drm_crtc_funcs dce_v11_0_crtc_funcs = {
2564 .cursor_set2 = dce_v11_0_crtc_cursor_set2,
2565 .cursor_move = dce_v11_0_crtc_cursor_move,
2566 .gamma_set = dce_v11_0_crtc_gamma_set,
2567 .set_config = amdgpu_display_crtc_set_config,
2568 .destroy = dce_v11_0_crtc_destroy,
2569 .page_flip_target = amdgpu_display_crtc_page_flip_target,
2570 .get_vblank_counter = amdgpu_get_vblank_counter_kms,
2571 .enable_vblank = amdgpu_enable_vblank_kms,
2572 .disable_vblank = amdgpu_disable_vblank_kms,
2573 .get_vblank_timestamp = drm_crtc_vblank_helper_get_vblank_timestamp,
2574};
2575
2576static void dce_v11_0_crtc_dpms(struct drm_crtc *crtc, int mode)
2577{
2578 struct drm_device *dev = crtc->dev;
2579 struct amdgpu_device *adev = drm_to_adev(dev);
2580 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2581 unsigned type;
2582
2583 switch (mode) {
2584 case DRM_MODE_DPMS_ON:
2585 amdgpu_crtc->enabled = true;
2586 amdgpu_atombios_crtc_enable(crtc, ATOM_ENABLE);
2587 dce_v11_0_vga_enable(crtc, true);
2588 amdgpu_atombios_crtc_blank(crtc, ATOM_DISABLE);
2589 dce_v11_0_vga_enable(crtc, false);
2590 /* Make sure VBLANK and PFLIP interrupts are still enabled */
2591 type = amdgpu_display_crtc_idx_to_irq_type(adev,
2592 amdgpu_crtc->crtc_id);
2593 amdgpu_irq_update(adev, &adev->crtc_irq, type);
2594 amdgpu_irq_update(adev, &adev->pageflip_irq, type);
2595 drm_crtc_vblank_on(crtc);
2596 dce_v11_0_crtc_load_lut(crtc);
2597 break;
2598 case DRM_MODE_DPMS_STANDBY:
2599 case DRM_MODE_DPMS_SUSPEND:
2600 case DRM_MODE_DPMS_OFF:
2601 drm_crtc_vblank_off(crtc);
2602 if (amdgpu_crtc->enabled) {
2603 dce_v11_0_vga_enable(crtc, true);
2604 amdgpu_atombios_crtc_blank(crtc, ATOM_ENABLE);
2605 dce_v11_0_vga_enable(crtc, false);
2606 }
2607 amdgpu_atombios_crtc_enable(crtc, ATOM_DISABLE);
2608 amdgpu_crtc->enabled = false;
2609 break;
2610 }
2611 /* adjust pm to dpms */
2612 amdgpu_dpm_compute_clocks(adev);
2613}
2614
2615static void dce_v11_0_crtc_prepare(struct drm_crtc *crtc)
2616{
2617 /* disable crtc pair power gating before programming */
2618 amdgpu_atombios_crtc_powergate(crtc, ATOM_DISABLE);
2619 amdgpu_atombios_crtc_lock(crtc, ATOM_ENABLE);
2620 dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2621}
2622
2623static void dce_v11_0_crtc_commit(struct drm_crtc *crtc)
2624{
2625 dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
2626 amdgpu_atombios_crtc_lock(crtc, ATOM_DISABLE);
2627}
2628
2629static void dce_v11_0_crtc_disable(struct drm_crtc *crtc)
2630{
2631 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2632 struct drm_device *dev = crtc->dev;
2633 struct amdgpu_device *adev = drm_to_adev(dev);
2634 struct amdgpu_atom_ss ss;
2635 int i;
2636
2637 dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2638 if (crtc->primary->fb) {
2639 int r;
2640 struct amdgpu_bo *abo;
2641
2642 abo = gem_to_amdgpu_bo(crtc->primary->fb->obj[0]);
2643 r = amdgpu_bo_reserve(abo, true);
2644 if (unlikely(r))
2645 DRM_ERROR("failed to reserve abo before unpin\n");
2646 else {
2647 amdgpu_bo_unpin(abo);
2648 amdgpu_bo_unreserve(abo);
2649 }
2650 }
2651 /* disable the GRPH */
2652 dce_v11_0_grph_enable(crtc, false);
2653
2654 amdgpu_atombios_crtc_powergate(crtc, ATOM_ENABLE);
2655
2656 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2657 if (adev->mode_info.crtcs[i] &&
2658 adev->mode_info.crtcs[i]->enabled &&
2659 i != amdgpu_crtc->crtc_id &&
2660 amdgpu_crtc->pll_id == adev->mode_info.crtcs[i]->pll_id) {
2661 /* one other crtc is using this pll don't turn
2662 * off the pll
2663 */
2664 goto done;
2665 }
2666 }
2667
2668 switch (amdgpu_crtc->pll_id) {
2669 case ATOM_PPLL0:
2670 case ATOM_PPLL1:
2671 case ATOM_PPLL2:
2672 /* disable the ppll */
2673 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id, amdgpu_crtc->pll_id,
2674 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2675 break;
2676 case ATOM_COMBOPHY_PLL0:
2677 case ATOM_COMBOPHY_PLL1:
2678 case ATOM_COMBOPHY_PLL2:
2679 case ATOM_COMBOPHY_PLL3:
2680 case ATOM_COMBOPHY_PLL4:
2681 case ATOM_COMBOPHY_PLL5:
2682 /* disable the ppll */
2683 amdgpu_atombios_crtc_program_pll(crtc, ATOM_CRTC_INVALID, amdgpu_crtc->pll_id,
2684 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2685 break;
2686 default:
2687 break;
2688 }
2689done:
2690 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2691 amdgpu_crtc->adjusted_clock = 0;
2692 amdgpu_crtc->encoder = NULL;
2693 amdgpu_crtc->connector = NULL;
2694}
2695
2696static int dce_v11_0_crtc_mode_set(struct drm_crtc *crtc,
2697 struct drm_display_mode *mode,
2698 struct drm_display_mode *adjusted_mode,
2699 int x, int y, struct drm_framebuffer *old_fb)
2700{
2701 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2702 struct drm_device *dev = crtc->dev;
2703 struct amdgpu_device *adev = drm_to_adev(dev);
2704
2705 if (!amdgpu_crtc->adjusted_clock)
2706 return -EINVAL;
2707
2708 if ((adev->asic_type == CHIP_POLARIS10) ||
2709 (adev->asic_type == CHIP_POLARIS11) ||
2710 (adev->asic_type == CHIP_POLARIS12) ||
2711 (adev->asic_type == CHIP_VEGAM)) {
2712 struct amdgpu_encoder *amdgpu_encoder =
2713 to_amdgpu_encoder(amdgpu_crtc->encoder);
2714 int encoder_mode =
2715 amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder);
2716
2717 /* SetPixelClock calculates the plls and ss values now */
2718 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id,
2719 amdgpu_crtc->pll_id,
2720 encoder_mode, amdgpu_encoder->encoder_id,
2721 adjusted_mode->clock, 0, 0, 0, 0,
2722 amdgpu_crtc->bpc, amdgpu_crtc->ss_enabled, &amdgpu_crtc->ss);
2723 } else {
2724 amdgpu_atombios_crtc_set_pll(crtc, adjusted_mode);
2725 }
2726 amdgpu_atombios_crtc_set_dtd_timing(crtc, adjusted_mode);
2727 dce_v11_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2728 amdgpu_atombios_crtc_overscan_setup(crtc, mode, adjusted_mode);
2729 amdgpu_atombios_crtc_scaler_setup(crtc);
2730 dce_v11_0_cursor_reset(crtc);
2731 /* update the hw version fpr dpm */
2732 amdgpu_crtc->hw_mode = *adjusted_mode;
2733
2734 return 0;
2735}
2736
2737static bool dce_v11_0_crtc_mode_fixup(struct drm_crtc *crtc,
2738 const struct drm_display_mode *mode,
2739 struct drm_display_mode *adjusted_mode)
2740{
2741 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2742 struct drm_device *dev = crtc->dev;
2743 struct drm_encoder *encoder;
2744
2745 /* assign the encoder to the amdgpu crtc to avoid repeated lookups later */
2746 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2747 if (encoder->crtc == crtc) {
2748 amdgpu_crtc->encoder = encoder;
2749 amdgpu_crtc->connector = amdgpu_get_connector_for_encoder(encoder);
2750 break;
2751 }
2752 }
2753 if ((amdgpu_crtc->encoder == NULL) || (amdgpu_crtc->connector == NULL)) {
2754 amdgpu_crtc->encoder = NULL;
2755 amdgpu_crtc->connector = NULL;
2756 return false;
2757 }
2758 if (!amdgpu_display_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
2759 return false;
2760 if (amdgpu_atombios_crtc_prepare_pll(crtc, adjusted_mode))
2761 return false;
2762 /* pick pll */
2763 amdgpu_crtc->pll_id = dce_v11_0_pick_pll(crtc);
2764 /* if we can't get a PPLL for a non-DP encoder, fail */
2765 if ((amdgpu_crtc->pll_id == ATOM_PPLL_INVALID) &&
2766 !ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))
2767 return false;
2768
2769 return true;
2770}
2771
2772static int dce_v11_0_crtc_set_base(struct drm_crtc *crtc, int x, int y,
2773 struct drm_framebuffer *old_fb)
2774{
2775 return dce_v11_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2776}
2777
2778static int dce_v11_0_crtc_set_base_atomic(struct drm_crtc *crtc,
2779 struct drm_framebuffer *fb,
2780 int x, int y, enum mode_set_atomic state)
2781{
2782 return dce_v11_0_crtc_do_set_base(crtc, fb, x, y, 1);
2783}
2784
2785static const struct drm_crtc_helper_funcs dce_v11_0_crtc_helper_funcs = {
2786 .dpms = dce_v11_0_crtc_dpms,
2787 .mode_fixup = dce_v11_0_crtc_mode_fixup,
2788 .mode_set = dce_v11_0_crtc_mode_set,
2789 .mode_set_base = dce_v11_0_crtc_set_base,
2790 .mode_set_base_atomic = dce_v11_0_crtc_set_base_atomic,
2791 .prepare = dce_v11_0_crtc_prepare,
2792 .commit = dce_v11_0_crtc_commit,
2793 .disable = dce_v11_0_crtc_disable,
2794 .get_scanout_position = amdgpu_crtc_get_scanout_position,
2795};
2796
2797static int dce_v11_0_crtc_init(struct amdgpu_device *adev, int index)
2798{
2799 struct amdgpu_crtc *amdgpu_crtc;
2800
2801 amdgpu_crtc = kzalloc(sizeof(struct amdgpu_crtc) +
2802 (AMDGPUFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
2803 if (amdgpu_crtc == NULL)
2804 return -ENOMEM;
2805
2806 drm_crtc_init(adev_to_drm(adev), &amdgpu_crtc->base, &dce_v11_0_crtc_funcs);
2807
2808 drm_mode_crtc_set_gamma_size(&amdgpu_crtc->base, 256);
2809 amdgpu_crtc->crtc_id = index;
2810 adev->mode_info.crtcs[index] = amdgpu_crtc;
2811
2812 amdgpu_crtc->max_cursor_width = 128;
2813 amdgpu_crtc->max_cursor_height = 128;
2814 adev_to_drm(adev)->mode_config.cursor_width = amdgpu_crtc->max_cursor_width;
2815 adev_to_drm(adev)->mode_config.cursor_height = amdgpu_crtc->max_cursor_height;
2816
2817 switch (amdgpu_crtc->crtc_id) {
2818 case 0:
2819 default:
2820 amdgpu_crtc->crtc_offset = CRTC0_REGISTER_OFFSET;
2821 break;
2822 case 1:
2823 amdgpu_crtc->crtc_offset = CRTC1_REGISTER_OFFSET;
2824 break;
2825 case 2:
2826 amdgpu_crtc->crtc_offset = CRTC2_REGISTER_OFFSET;
2827 break;
2828 case 3:
2829 amdgpu_crtc->crtc_offset = CRTC3_REGISTER_OFFSET;
2830 break;
2831 case 4:
2832 amdgpu_crtc->crtc_offset = CRTC4_REGISTER_OFFSET;
2833 break;
2834 case 5:
2835 amdgpu_crtc->crtc_offset = CRTC5_REGISTER_OFFSET;
2836 break;
2837 }
2838
2839 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2840 amdgpu_crtc->adjusted_clock = 0;
2841 amdgpu_crtc->encoder = NULL;
2842 amdgpu_crtc->connector = NULL;
2843 drm_crtc_helper_add(&amdgpu_crtc->base, &dce_v11_0_crtc_helper_funcs);
2844
2845 return 0;
2846}
2847
2848static int dce_v11_0_early_init(void *handle)
2849{
2850 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2851
2852 adev->audio_endpt_rreg = &dce_v11_0_audio_endpt_rreg;
2853 adev->audio_endpt_wreg = &dce_v11_0_audio_endpt_wreg;
2854
2855 dce_v11_0_set_display_funcs(adev);
2856
2857 adev->mode_info.num_crtc = dce_v11_0_get_num_crtc(adev);
2858
2859 switch (adev->asic_type) {
2860 case CHIP_CARRIZO:
2861 adev->mode_info.num_hpd = 6;
2862 adev->mode_info.num_dig = 9;
2863 break;
2864 case CHIP_STONEY:
2865 adev->mode_info.num_hpd = 6;
2866 adev->mode_info.num_dig = 9;
2867 break;
2868 case CHIP_POLARIS10:
2869 case CHIP_VEGAM:
2870 adev->mode_info.num_hpd = 6;
2871 adev->mode_info.num_dig = 6;
2872 break;
2873 case CHIP_POLARIS11:
2874 case CHIP_POLARIS12:
2875 adev->mode_info.num_hpd = 5;
2876 adev->mode_info.num_dig = 5;
2877 break;
2878 default:
2879 /* FIXME: not supported yet */
2880 return -EINVAL;
2881 }
2882
2883 dce_v11_0_set_irq_funcs(adev);
2884
2885 return 0;
2886}
2887
2888static int dce_v11_0_sw_init(void *handle)
2889{
2890 int r, i;
2891 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2892
2893 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2894 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i + 1, &adev->crtc_irq);
2895 if (r)
2896 return r;
2897 }
2898
2899 for (i = VISLANDS30_IV_SRCID_D1_GRPH_PFLIP; i < 20; i += 2) {
2900 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i, &adev->pageflip_irq);
2901 if (r)
2902 return r;
2903 }
2904
2905 /* HPD hotplug */
2906 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_HOTPLUG_DETECT_A, &adev->hpd_irq);
2907 if (r)
2908 return r;
2909
2910 adev_to_drm(adev)->mode_config.funcs = &amdgpu_mode_funcs;
2911
2912 adev_to_drm(adev)->mode_config.async_page_flip = true;
2913
2914 adev_to_drm(adev)->mode_config.max_width = 16384;
2915 adev_to_drm(adev)->mode_config.max_height = 16384;
2916
2917 adev_to_drm(adev)->mode_config.preferred_depth = 24;
2918 adev_to_drm(adev)->mode_config.prefer_shadow = 1;
2919
2920 adev_to_drm(adev)->mode_config.fb_modifiers_not_supported = true;
2921
2922 r = amdgpu_display_modeset_create_props(adev);
2923 if (r)
2924 return r;
2925
2926 adev_to_drm(adev)->mode_config.max_width = 16384;
2927 adev_to_drm(adev)->mode_config.max_height = 16384;
2928
2929
2930 /* allocate crtcs */
2931 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2932 r = dce_v11_0_crtc_init(adev, i);
2933 if (r)
2934 return r;
2935 }
2936
2937 if (amdgpu_atombios_get_connector_info_from_object_table(adev))
2938 amdgpu_display_print_display_setup(adev_to_drm(adev));
2939 else
2940 return -EINVAL;
2941
2942 /* setup afmt */
2943 r = dce_v11_0_afmt_init(adev);
2944 if (r)
2945 return r;
2946
2947 r = dce_v11_0_audio_init(adev);
2948 if (r)
2949 return r;
2950
2951 /* Disable vblank IRQs aggressively for power-saving */
2952 /* XXX: can this be enabled for DC? */
2953 adev_to_drm(adev)->vblank_disable_immediate = true;
2954
2955 r = drm_vblank_init(adev_to_drm(adev), adev->mode_info.num_crtc);
2956 if (r)
2957 return r;
2958
2959 INIT_WORK(&adev->hotplug_work,
2960 amdgpu_display_hotplug_work_func);
2961
2962 drm_kms_helper_poll_init(adev_to_drm(adev));
2963
2964 adev->mode_info.mode_config_initialized = true;
2965 return 0;
2966}
2967
2968static int dce_v11_0_sw_fini(void *handle)
2969{
2970 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2971
2972 kfree(adev->mode_info.bios_hardcoded_edid);
2973
2974 drm_kms_helper_poll_fini(adev_to_drm(adev));
2975
2976 dce_v11_0_audio_fini(adev);
2977
2978 dce_v11_0_afmt_fini(adev);
2979
2980 drm_mode_config_cleanup(adev_to_drm(adev));
2981 adev->mode_info.mode_config_initialized = false;
2982
2983 return 0;
2984}
2985
2986static int dce_v11_0_hw_init(void *handle)
2987{
2988 int i;
2989 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2990
2991 dce_v11_0_init_golden_registers(adev);
2992
2993 /* disable vga render */
2994 dce_v11_0_set_vga_render_state(adev, false);
2995 /* init dig PHYs, disp eng pll */
2996 amdgpu_atombios_crtc_powergate_init(adev);
2997 amdgpu_atombios_encoder_init_dig(adev);
2998 if ((adev->asic_type == CHIP_POLARIS10) ||
2999 (adev->asic_type == CHIP_POLARIS11) ||
3000 (adev->asic_type == CHIP_POLARIS12) ||
3001 (adev->asic_type == CHIP_VEGAM)) {
3002 amdgpu_atombios_crtc_set_dce_clock(adev, adev->clock.default_dispclk,
3003 DCE_CLOCK_TYPE_DISPCLK, ATOM_GCK_DFS);
3004 amdgpu_atombios_crtc_set_dce_clock(adev, 0,
3005 DCE_CLOCK_TYPE_DPREFCLK, ATOM_GCK_DFS);
3006 } else {
3007 amdgpu_atombios_crtc_set_disp_eng_pll(adev, adev->clock.default_dispclk);
3008 }
3009
3010 /* initialize hpd */
3011 dce_v11_0_hpd_init(adev);
3012
3013 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
3014 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
3015 }
3016
3017 dce_v11_0_pageflip_interrupt_init(adev);
3018
3019 return 0;
3020}
3021
3022static int dce_v11_0_hw_fini(void *handle)
3023{
3024 int i;
3025 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3026
3027 dce_v11_0_hpd_fini(adev);
3028
3029 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
3030 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
3031 }
3032
3033 dce_v11_0_pageflip_interrupt_fini(adev);
3034
3035 flush_work(&adev->hotplug_work);
3036
3037 return 0;
3038}
3039
3040static int dce_v11_0_suspend(void *handle)
3041{
3042 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3043 int r;
3044
3045 r = amdgpu_display_suspend_helper(adev);
3046 if (r)
3047 return r;
3048
3049 adev->mode_info.bl_level =
3050 amdgpu_atombios_encoder_get_backlight_level_from_reg(adev);
3051
3052 return dce_v11_0_hw_fini(handle);
3053}
3054
3055static int dce_v11_0_resume(void *handle)
3056{
3057 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3058 int ret;
3059
3060 amdgpu_atombios_encoder_set_backlight_level_to_reg(adev,
3061 adev->mode_info.bl_level);
3062
3063 ret = dce_v11_0_hw_init(handle);
3064
3065 /* turn on the BL */
3066 if (adev->mode_info.bl_encoder) {
3067 u8 bl_level = amdgpu_display_backlight_get_level(adev,
3068 adev->mode_info.bl_encoder);
3069 amdgpu_display_backlight_set_level(adev, adev->mode_info.bl_encoder,
3070 bl_level);
3071 }
3072 if (ret)
3073 return ret;
3074
3075 return amdgpu_display_resume_helper(adev);
3076}
3077
3078static bool dce_v11_0_is_idle(void *handle)
3079{
3080 return true;
3081}
3082
3083static int dce_v11_0_wait_for_idle(void *handle)
3084{
3085 return 0;
3086}
3087
3088static int dce_v11_0_soft_reset(void *handle)
3089{
3090 u32 srbm_soft_reset = 0, tmp;
3091 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3092
3093 if (dce_v11_0_is_display_hung(adev))
3094 srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_DC_MASK;
3095
3096 if (srbm_soft_reset) {
3097 tmp = RREG32(mmSRBM_SOFT_RESET);
3098 tmp |= srbm_soft_reset;
3099 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
3100 WREG32(mmSRBM_SOFT_RESET, tmp);
3101 tmp = RREG32(mmSRBM_SOFT_RESET);
3102
3103 udelay(50);
3104
3105 tmp &= ~srbm_soft_reset;
3106 WREG32(mmSRBM_SOFT_RESET, tmp);
3107 tmp = RREG32(mmSRBM_SOFT_RESET);
3108
3109 /* Wait a little for things to settle down */
3110 udelay(50);
3111 }
3112 return 0;
3113}
3114
3115static void dce_v11_0_set_crtc_vblank_interrupt_state(struct amdgpu_device *adev,
3116 int crtc,
3117 enum amdgpu_interrupt_state state)
3118{
3119 u32 lb_interrupt_mask;
3120
3121 if (crtc >= adev->mode_info.num_crtc) {
3122 DRM_DEBUG("invalid crtc %d\n", crtc);
3123 return;
3124 }
3125
3126 switch (state) {
3127 case AMDGPU_IRQ_STATE_DISABLE:
3128 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3129 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3130 VBLANK_INTERRUPT_MASK, 0);
3131 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3132 break;
3133 case AMDGPU_IRQ_STATE_ENABLE:
3134 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3135 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3136 VBLANK_INTERRUPT_MASK, 1);
3137 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3138 break;
3139 default:
3140 break;
3141 }
3142}
3143
3144static void dce_v11_0_set_crtc_vline_interrupt_state(struct amdgpu_device *adev,
3145 int crtc,
3146 enum amdgpu_interrupt_state state)
3147{
3148 u32 lb_interrupt_mask;
3149
3150 if (crtc >= adev->mode_info.num_crtc) {
3151 DRM_DEBUG("invalid crtc %d\n", crtc);
3152 return;
3153 }
3154
3155 switch (state) {
3156 case AMDGPU_IRQ_STATE_DISABLE:
3157 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3158 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3159 VLINE_INTERRUPT_MASK, 0);
3160 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3161 break;
3162 case AMDGPU_IRQ_STATE_ENABLE:
3163 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3164 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3165 VLINE_INTERRUPT_MASK, 1);
3166 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3167 break;
3168 default:
3169 break;
3170 }
3171}
3172
3173static int dce_v11_0_set_hpd_irq_state(struct amdgpu_device *adev,
3174 struct amdgpu_irq_src *source,
3175 unsigned hpd,
3176 enum amdgpu_interrupt_state state)
3177{
3178 u32 tmp;
3179
3180 if (hpd >= adev->mode_info.num_hpd) {
3181 DRM_DEBUG("invalid hdp %d\n", hpd);
3182 return 0;
3183 }
3184
3185 switch (state) {
3186 case AMDGPU_IRQ_STATE_DISABLE:
3187 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3188 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
3189 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3190 break;
3191 case AMDGPU_IRQ_STATE_ENABLE:
3192 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3193 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 1);
3194 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3195 break;
3196 default:
3197 break;
3198 }
3199
3200 return 0;
3201}
3202
3203static int dce_v11_0_set_crtc_irq_state(struct amdgpu_device *adev,
3204 struct amdgpu_irq_src *source,
3205 unsigned type,
3206 enum amdgpu_interrupt_state state)
3207{
3208 switch (type) {
3209 case AMDGPU_CRTC_IRQ_VBLANK1:
3210 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 0, state);
3211 break;
3212 case AMDGPU_CRTC_IRQ_VBLANK2:
3213 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 1, state);
3214 break;
3215 case AMDGPU_CRTC_IRQ_VBLANK3:
3216 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 2, state);
3217 break;
3218 case AMDGPU_CRTC_IRQ_VBLANK4:
3219 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 3, state);
3220 break;
3221 case AMDGPU_CRTC_IRQ_VBLANK5:
3222 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 4, state);
3223 break;
3224 case AMDGPU_CRTC_IRQ_VBLANK6:
3225 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 5, state);
3226 break;
3227 case AMDGPU_CRTC_IRQ_VLINE1:
3228 dce_v11_0_set_crtc_vline_interrupt_state(adev, 0, state);
3229 break;
3230 case AMDGPU_CRTC_IRQ_VLINE2:
3231 dce_v11_0_set_crtc_vline_interrupt_state(adev, 1, state);
3232 break;
3233 case AMDGPU_CRTC_IRQ_VLINE3:
3234 dce_v11_0_set_crtc_vline_interrupt_state(adev, 2, state);
3235 break;
3236 case AMDGPU_CRTC_IRQ_VLINE4:
3237 dce_v11_0_set_crtc_vline_interrupt_state(adev, 3, state);
3238 break;
3239 case AMDGPU_CRTC_IRQ_VLINE5:
3240 dce_v11_0_set_crtc_vline_interrupt_state(adev, 4, state);
3241 break;
3242 case AMDGPU_CRTC_IRQ_VLINE6:
3243 dce_v11_0_set_crtc_vline_interrupt_state(adev, 5, state);
3244 break;
3245 default:
3246 break;
3247 }
3248 return 0;
3249}
3250
3251static int dce_v11_0_set_pageflip_irq_state(struct amdgpu_device *adev,
3252 struct amdgpu_irq_src *src,
3253 unsigned type,
3254 enum amdgpu_interrupt_state state)
3255{
3256 u32 reg;
3257
3258 if (type >= adev->mode_info.num_crtc) {
3259 DRM_ERROR("invalid pageflip crtc %d\n", type);
3260 return -EINVAL;
3261 }
3262
3263 reg = RREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type]);
3264 if (state == AMDGPU_IRQ_STATE_DISABLE)
3265 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3266 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3267 else
3268 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3269 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3270
3271 return 0;
3272}
3273
3274static int dce_v11_0_pageflip_irq(struct amdgpu_device *adev,
3275 struct amdgpu_irq_src *source,
3276 struct amdgpu_iv_entry *entry)
3277{
3278 unsigned long flags;
3279 unsigned crtc_id;
3280 struct amdgpu_crtc *amdgpu_crtc;
3281 struct amdgpu_flip_work *works;
3282
3283 crtc_id = (entry->src_id - 8) >> 1;
3284 amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
3285
3286 if (crtc_id >= adev->mode_info.num_crtc) {
3287 DRM_ERROR("invalid pageflip crtc %d\n", crtc_id);
3288 return -EINVAL;
3289 }
3290
3291 if (RREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id]) &
3292 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK)
3293 WREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id],
3294 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK);
3295
3296 /* IRQ could occur when in initial stage */
3297 if(amdgpu_crtc == NULL)
3298 return 0;
3299
3300 spin_lock_irqsave(&adev_to_drm(adev)->event_lock, flags);
3301 works = amdgpu_crtc->pflip_works;
3302 if (amdgpu_crtc->pflip_status != AMDGPU_FLIP_SUBMITTED){
3303 DRM_DEBUG_DRIVER("amdgpu_crtc->pflip_status = %d != "
3304 "AMDGPU_FLIP_SUBMITTED(%d)\n",
3305 amdgpu_crtc->pflip_status,
3306 AMDGPU_FLIP_SUBMITTED);
3307 spin_unlock_irqrestore(&adev_to_drm(adev)->event_lock, flags);
3308 return 0;
3309 }
3310
3311 /* page flip completed. clean up */
3312 amdgpu_crtc->pflip_status = AMDGPU_FLIP_NONE;
3313 amdgpu_crtc->pflip_works = NULL;
3314
3315 /* wakeup usersapce */
3316 if(works->event)
3317 drm_crtc_send_vblank_event(&amdgpu_crtc->base, works->event);
3318
3319 spin_unlock_irqrestore(&adev_to_drm(adev)->event_lock, flags);
3320
3321 drm_crtc_vblank_put(&amdgpu_crtc->base);
3322 schedule_work(&works->unpin_work);
3323
3324 return 0;
3325}
3326
3327static void dce_v11_0_hpd_int_ack(struct amdgpu_device *adev,
3328 int hpd)
3329{
3330 u32 tmp;
3331
3332 if (hpd >= adev->mode_info.num_hpd) {
3333 DRM_DEBUG("invalid hdp %d\n", hpd);
3334 return;
3335 }
3336
3337 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3338 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_ACK, 1);
3339 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3340}
3341
3342static void dce_v11_0_crtc_vblank_int_ack(struct amdgpu_device *adev,
3343 int crtc)
3344{
3345 u32 tmp;
3346
3347 if (crtc < 0 || crtc >= adev->mode_info.num_crtc) {
3348 DRM_DEBUG("invalid crtc %d\n", crtc);
3349 return;
3350 }
3351
3352 tmp = RREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc]);
3353 tmp = REG_SET_FIELD(tmp, LB_VBLANK_STATUS, VBLANK_ACK, 1);
3354 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], tmp);
3355}
3356
3357static void dce_v11_0_crtc_vline_int_ack(struct amdgpu_device *adev,
3358 int crtc)
3359{
3360 u32 tmp;
3361
3362 if (crtc < 0 || crtc >= adev->mode_info.num_crtc) {
3363 DRM_DEBUG("invalid crtc %d\n", crtc);
3364 return;
3365 }
3366
3367 tmp = RREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc]);
3368 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1);
3369 WREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc], tmp);
3370}
3371
3372static int dce_v11_0_crtc_irq(struct amdgpu_device *adev,
3373 struct amdgpu_irq_src *source,
3374 struct amdgpu_iv_entry *entry)
3375{
3376 unsigned crtc = entry->src_id - 1;
3377 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg);
3378 unsigned int irq_type = amdgpu_display_crtc_idx_to_irq_type(adev,
3379 crtc);
3380
3381 switch (entry->src_data[0]) {
3382 case 0: /* vblank */
3383 if (disp_int & interrupt_status_offsets[crtc].vblank)
3384 dce_v11_0_crtc_vblank_int_ack(adev, crtc);
3385 else
3386 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3387
3388 if (amdgpu_irq_enabled(adev, source, irq_type)) {
3389 drm_handle_vblank(adev_to_drm(adev), crtc);
3390 }
3391 DRM_DEBUG("IH: D%d vblank\n", crtc + 1);
3392
3393 break;
3394 case 1: /* vline */
3395 if (disp_int & interrupt_status_offsets[crtc].vline)
3396 dce_v11_0_crtc_vline_int_ack(adev, crtc);
3397 else
3398 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3399
3400 DRM_DEBUG("IH: D%d vline\n", crtc + 1);
3401
3402 break;
3403 default:
3404 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3405 break;
3406 }
3407
3408 return 0;
3409}
3410
3411static int dce_v11_0_hpd_irq(struct amdgpu_device *adev,
3412 struct amdgpu_irq_src *source,
3413 struct amdgpu_iv_entry *entry)
3414{
3415 uint32_t disp_int, mask;
3416 unsigned hpd;
3417
3418 if (entry->src_data[0] >= adev->mode_info.num_hpd) {
3419 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3420 return 0;
3421 }
3422
3423 hpd = entry->src_data[0];
3424 disp_int = RREG32(interrupt_status_offsets[hpd].reg);
3425 mask = interrupt_status_offsets[hpd].hpd;
3426
3427 if (disp_int & mask) {
3428 dce_v11_0_hpd_int_ack(adev, hpd);
3429 schedule_work(&adev->hotplug_work);
3430 DRM_DEBUG("IH: HPD%d\n", hpd + 1);
3431 }
3432
3433 return 0;
3434}
3435
3436static int dce_v11_0_set_clockgating_state(void *handle,
3437 enum amd_clockgating_state state)
3438{
3439 return 0;
3440}
3441
3442static int dce_v11_0_set_powergating_state(void *handle,
3443 enum amd_powergating_state state)
3444{
3445 return 0;
3446}
3447
3448static const struct amd_ip_funcs dce_v11_0_ip_funcs = {
3449 .name = "dce_v11_0",
3450 .early_init = dce_v11_0_early_init,
3451 .late_init = NULL,
3452 .sw_init = dce_v11_0_sw_init,
3453 .sw_fini = dce_v11_0_sw_fini,
3454 .hw_init = dce_v11_0_hw_init,
3455 .hw_fini = dce_v11_0_hw_fini,
3456 .suspend = dce_v11_0_suspend,
3457 .resume = dce_v11_0_resume,
3458 .is_idle = dce_v11_0_is_idle,
3459 .wait_for_idle = dce_v11_0_wait_for_idle,
3460 .soft_reset = dce_v11_0_soft_reset,
3461 .set_clockgating_state = dce_v11_0_set_clockgating_state,
3462 .set_powergating_state = dce_v11_0_set_powergating_state,
3463};
3464
3465static void
3466dce_v11_0_encoder_mode_set(struct drm_encoder *encoder,
3467 struct drm_display_mode *mode,
3468 struct drm_display_mode *adjusted_mode)
3469{
3470 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3471
3472 amdgpu_encoder->pixel_clock = adjusted_mode->clock;
3473
3474 /* need to call this here rather than in prepare() since we need some crtc info */
3475 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3476
3477 /* set scaler clears this on some chips */
3478 dce_v11_0_set_interleave(encoder->crtc, mode);
3479
3480 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) {
3481 dce_v11_0_afmt_enable(encoder, true);
3482 dce_v11_0_afmt_setmode(encoder, adjusted_mode);
3483 }
3484}
3485
3486static void dce_v11_0_encoder_prepare(struct drm_encoder *encoder)
3487{
3488 struct amdgpu_device *adev = drm_to_adev(encoder->dev);
3489 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3490 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
3491
3492 if ((amdgpu_encoder->active_device &
3493 (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
3494 (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) !=
3495 ENCODER_OBJECT_ID_NONE)) {
3496 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
3497 if (dig) {
3498 dig->dig_encoder = dce_v11_0_pick_dig_encoder(encoder);
3499 if (amdgpu_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT)
3500 dig->afmt = adev->mode_info.afmt[dig->dig_encoder];
3501 }
3502 }
3503
3504 amdgpu_atombios_scratch_regs_lock(adev, true);
3505
3506 if (connector) {
3507 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
3508
3509 /* select the clock/data port if it uses a router */
3510 if (amdgpu_connector->router.cd_valid)
3511 amdgpu_i2c_router_select_cd_port(amdgpu_connector);
3512
3513 /* turn eDP panel on for mode set */
3514 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
3515 amdgpu_atombios_encoder_set_edp_panel_power(connector,
3516 ATOM_TRANSMITTER_ACTION_POWER_ON);
3517 }
3518
3519 /* this is needed for the pll/ss setup to work correctly in some cases */
3520 amdgpu_atombios_encoder_set_crtc_source(encoder);
3521 /* set up the FMT blocks */
3522 dce_v11_0_program_fmt(encoder);
3523}
3524
3525static void dce_v11_0_encoder_commit(struct drm_encoder *encoder)
3526{
3527 struct drm_device *dev = encoder->dev;
3528 struct amdgpu_device *adev = drm_to_adev(dev);
3529
3530 /* need to call this here as we need the crtc set up */
3531 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_ON);
3532 amdgpu_atombios_scratch_regs_lock(adev, false);
3533}
3534
3535static void dce_v11_0_encoder_disable(struct drm_encoder *encoder)
3536{
3537 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3538 struct amdgpu_encoder_atom_dig *dig;
3539
3540 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3541
3542 if (amdgpu_atombios_encoder_is_digital(encoder)) {
3543 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)
3544 dce_v11_0_afmt_enable(encoder, false);
3545 dig = amdgpu_encoder->enc_priv;
3546 dig->dig_encoder = -1;
3547 }
3548 amdgpu_encoder->active_device = 0;
3549}
3550
3551/* these are handled by the primary encoders */
3552static void dce_v11_0_ext_prepare(struct drm_encoder *encoder)
3553{
3554
3555}
3556
3557static void dce_v11_0_ext_commit(struct drm_encoder *encoder)
3558{
3559
3560}
3561
3562static void
3563dce_v11_0_ext_mode_set(struct drm_encoder *encoder,
3564 struct drm_display_mode *mode,
3565 struct drm_display_mode *adjusted_mode)
3566{
3567
3568}
3569
3570static void dce_v11_0_ext_disable(struct drm_encoder *encoder)
3571{
3572
3573}
3574
3575static void
3576dce_v11_0_ext_dpms(struct drm_encoder *encoder, int mode)
3577{
3578
3579}
3580
3581static const struct drm_encoder_helper_funcs dce_v11_0_ext_helper_funcs = {
3582 .dpms = dce_v11_0_ext_dpms,
3583 .prepare = dce_v11_0_ext_prepare,
3584 .mode_set = dce_v11_0_ext_mode_set,
3585 .commit = dce_v11_0_ext_commit,
3586 .disable = dce_v11_0_ext_disable,
3587 /* no detect for TMDS/LVDS yet */
3588};
3589
3590static const struct drm_encoder_helper_funcs dce_v11_0_dig_helper_funcs = {
3591 .dpms = amdgpu_atombios_encoder_dpms,
3592 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3593 .prepare = dce_v11_0_encoder_prepare,
3594 .mode_set = dce_v11_0_encoder_mode_set,
3595 .commit = dce_v11_0_encoder_commit,
3596 .disable = dce_v11_0_encoder_disable,
3597 .detect = amdgpu_atombios_encoder_dig_detect,
3598};
3599
3600static const struct drm_encoder_helper_funcs dce_v11_0_dac_helper_funcs = {
3601 .dpms = amdgpu_atombios_encoder_dpms,
3602 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3603 .prepare = dce_v11_0_encoder_prepare,
3604 .mode_set = dce_v11_0_encoder_mode_set,
3605 .commit = dce_v11_0_encoder_commit,
3606 .detect = amdgpu_atombios_encoder_dac_detect,
3607};
3608
3609static void dce_v11_0_encoder_destroy(struct drm_encoder *encoder)
3610{
3611 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3612 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3613 amdgpu_atombios_encoder_fini_backlight(amdgpu_encoder);
3614 kfree(amdgpu_encoder->enc_priv);
3615 drm_encoder_cleanup(encoder);
3616 kfree(amdgpu_encoder);
3617}
3618
3619static const struct drm_encoder_funcs dce_v11_0_encoder_funcs = {
3620 .destroy = dce_v11_0_encoder_destroy,
3621};
3622
3623static void dce_v11_0_encoder_add(struct amdgpu_device *adev,
3624 uint32_t encoder_enum,
3625 uint32_t supported_device,
3626 u16 caps)
3627{
3628 struct drm_device *dev = adev_to_drm(adev);
3629 struct drm_encoder *encoder;
3630 struct amdgpu_encoder *amdgpu_encoder;
3631
3632 /* see if we already added it */
3633 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
3634 amdgpu_encoder = to_amdgpu_encoder(encoder);
3635 if (amdgpu_encoder->encoder_enum == encoder_enum) {
3636 amdgpu_encoder->devices |= supported_device;
3637 return;
3638 }
3639
3640 }
3641
3642 /* add a new one */
3643 amdgpu_encoder = kzalloc(sizeof(struct amdgpu_encoder), GFP_KERNEL);
3644 if (!amdgpu_encoder)
3645 return;
3646
3647 encoder = &amdgpu_encoder->base;
3648 switch (adev->mode_info.num_crtc) {
3649 case 1:
3650 encoder->possible_crtcs = 0x1;
3651 break;
3652 case 2:
3653 default:
3654 encoder->possible_crtcs = 0x3;
3655 break;
3656 case 3:
3657 encoder->possible_crtcs = 0x7;
3658 break;
3659 case 4:
3660 encoder->possible_crtcs = 0xf;
3661 break;
3662 case 5:
3663 encoder->possible_crtcs = 0x1f;
3664 break;
3665 case 6:
3666 encoder->possible_crtcs = 0x3f;
3667 break;
3668 }
3669
3670 amdgpu_encoder->enc_priv = NULL;
3671
3672 amdgpu_encoder->encoder_enum = encoder_enum;
3673 amdgpu_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
3674 amdgpu_encoder->devices = supported_device;
3675 amdgpu_encoder->rmx_type = RMX_OFF;
3676 amdgpu_encoder->underscan_type = UNDERSCAN_OFF;
3677 amdgpu_encoder->is_ext_encoder = false;
3678 amdgpu_encoder->caps = caps;
3679
3680 switch (amdgpu_encoder->encoder_id) {
3681 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
3682 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
3683 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3684 DRM_MODE_ENCODER_DAC, NULL);
3685 drm_encoder_helper_add(encoder, &dce_v11_0_dac_helper_funcs);
3686 break;
3687 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
3688 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
3689 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
3690 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
3691 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3692 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
3693 amdgpu_encoder->rmx_type = RMX_FULL;
3694 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3695 DRM_MODE_ENCODER_LVDS, NULL);
3696 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_lcd_info(amdgpu_encoder);
3697 } else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
3698 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3699 DRM_MODE_ENCODER_DAC, NULL);
3700 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3701 } else {
3702 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3703 DRM_MODE_ENCODER_TMDS, NULL);
3704 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3705 }
3706 drm_encoder_helper_add(encoder, &dce_v11_0_dig_helper_funcs);
3707 break;
3708 case ENCODER_OBJECT_ID_SI170B:
3709 case ENCODER_OBJECT_ID_CH7303:
3710 case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:
3711 case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:
3712 case ENCODER_OBJECT_ID_TITFP513:
3713 case ENCODER_OBJECT_ID_VT1623:
3714 case ENCODER_OBJECT_ID_HDMI_SI1930:
3715 case ENCODER_OBJECT_ID_TRAVIS:
3716 case ENCODER_OBJECT_ID_NUTMEG:
3717 /* these are handled by the primary encoders */
3718 amdgpu_encoder->is_ext_encoder = true;
3719 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3720 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3721 DRM_MODE_ENCODER_LVDS, NULL);
3722 else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT))
3723 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3724 DRM_MODE_ENCODER_DAC, NULL);
3725 else
3726 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3727 DRM_MODE_ENCODER_TMDS, NULL);
3728 drm_encoder_helper_add(encoder, &dce_v11_0_ext_helper_funcs);
3729 break;
3730 }
3731}
3732
3733static const struct amdgpu_display_funcs dce_v11_0_display_funcs = {
3734 .bandwidth_update = &dce_v11_0_bandwidth_update,
3735 .vblank_get_counter = &dce_v11_0_vblank_get_counter,
3736 .backlight_set_level = &amdgpu_atombios_encoder_set_backlight_level,
3737 .backlight_get_level = &amdgpu_atombios_encoder_get_backlight_level,
3738 .hpd_sense = &dce_v11_0_hpd_sense,
3739 .hpd_set_polarity = &dce_v11_0_hpd_set_polarity,
3740 .hpd_get_gpio_reg = &dce_v11_0_hpd_get_gpio_reg,
3741 .page_flip = &dce_v11_0_page_flip,
3742 .page_flip_get_scanoutpos = &dce_v11_0_crtc_get_scanoutpos,
3743 .add_encoder = &dce_v11_0_encoder_add,
3744 .add_connector = &amdgpu_connector_add,
3745};
3746
3747static void dce_v11_0_set_display_funcs(struct amdgpu_device *adev)
3748{
3749 adev->mode_info.funcs = &dce_v11_0_display_funcs;
3750}
3751
3752static const struct amdgpu_irq_src_funcs dce_v11_0_crtc_irq_funcs = {
3753 .set = dce_v11_0_set_crtc_irq_state,
3754 .process = dce_v11_0_crtc_irq,
3755};
3756
3757static const struct amdgpu_irq_src_funcs dce_v11_0_pageflip_irq_funcs = {
3758 .set = dce_v11_0_set_pageflip_irq_state,
3759 .process = dce_v11_0_pageflip_irq,
3760};
3761
3762static const struct amdgpu_irq_src_funcs dce_v11_0_hpd_irq_funcs = {
3763 .set = dce_v11_0_set_hpd_irq_state,
3764 .process = dce_v11_0_hpd_irq,
3765};
3766
3767static void dce_v11_0_set_irq_funcs(struct amdgpu_device *adev)
3768{
3769 if (adev->mode_info.num_crtc > 0)
3770 adev->crtc_irq.num_types = AMDGPU_CRTC_IRQ_VLINE1 + adev->mode_info.num_crtc;
3771 else
3772 adev->crtc_irq.num_types = 0;
3773 adev->crtc_irq.funcs = &dce_v11_0_crtc_irq_funcs;
3774
3775 adev->pageflip_irq.num_types = adev->mode_info.num_crtc;
3776 adev->pageflip_irq.funcs = &dce_v11_0_pageflip_irq_funcs;
3777
3778 adev->hpd_irq.num_types = adev->mode_info.num_hpd;
3779 adev->hpd_irq.funcs = &dce_v11_0_hpd_irq_funcs;
3780}
3781
3782const struct amdgpu_ip_block_version dce_v11_0_ip_block =
3783{
3784 .type = AMD_IP_BLOCK_TYPE_DCE,
3785 .major = 11,
3786 .minor = 0,
3787 .rev = 0,
3788 .funcs = &dce_v11_0_ip_funcs,
3789};
3790
3791const struct amdgpu_ip_block_version dce_v11_2_ip_block =
3792{
3793 .type = AMD_IP_BLOCK_TYPE_DCE,
3794 .major = 11,
3795 .minor = 2,
3796 .rev = 0,
3797 .funcs = &dce_v11_0_ip_funcs,
3798};
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <drm/drm_fourcc.h>
25#include <drm/drm_vblank.h>
26
27#include "amdgpu.h"
28#include "amdgpu_pm.h"
29#include "amdgpu_i2c.h"
30#include "vid.h"
31#include "atom.h"
32#include "amdgpu_atombios.h"
33#include "atombios_crtc.h"
34#include "atombios_encoders.h"
35#include "amdgpu_pll.h"
36#include "amdgpu_connectors.h"
37#include "amdgpu_display.h"
38#include "dce_v11_0.h"
39
40#include "dce/dce_11_0_d.h"
41#include "dce/dce_11_0_sh_mask.h"
42#include "dce/dce_11_0_enum.h"
43#include "oss/oss_3_0_d.h"
44#include "oss/oss_3_0_sh_mask.h"
45#include "gmc/gmc_8_1_d.h"
46#include "gmc/gmc_8_1_sh_mask.h"
47
48#include "ivsrcid/ivsrcid_vislands30.h"
49
50static void dce_v11_0_set_display_funcs(struct amdgpu_device *adev);
51static void dce_v11_0_set_irq_funcs(struct amdgpu_device *adev);
52
53static const u32 crtc_offsets[] =
54{
55 CRTC0_REGISTER_OFFSET,
56 CRTC1_REGISTER_OFFSET,
57 CRTC2_REGISTER_OFFSET,
58 CRTC3_REGISTER_OFFSET,
59 CRTC4_REGISTER_OFFSET,
60 CRTC5_REGISTER_OFFSET,
61 CRTC6_REGISTER_OFFSET
62};
63
64static const u32 hpd_offsets[] =
65{
66 HPD0_REGISTER_OFFSET,
67 HPD1_REGISTER_OFFSET,
68 HPD2_REGISTER_OFFSET,
69 HPD3_REGISTER_OFFSET,
70 HPD4_REGISTER_OFFSET,
71 HPD5_REGISTER_OFFSET
72};
73
74static const uint32_t dig_offsets[] = {
75 DIG0_REGISTER_OFFSET,
76 DIG1_REGISTER_OFFSET,
77 DIG2_REGISTER_OFFSET,
78 DIG3_REGISTER_OFFSET,
79 DIG4_REGISTER_OFFSET,
80 DIG5_REGISTER_OFFSET,
81 DIG6_REGISTER_OFFSET,
82 DIG7_REGISTER_OFFSET,
83 DIG8_REGISTER_OFFSET
84};
85
86static const struct {
87 uint32_t reg;
88 uint32_t vblank;
89 uint32_t vline;
90 uint32_t hpd;
91
92} interrupt_status_offsets[] = { {
93 .reg = mmDISP_INTERRUPT_STATUS,
94 .vblank = DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK,
95 .vline = DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK,
96 .hpd = DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK
97}, {
98 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE,
99 .vblank = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK,
100 .vline = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK,
101 .hpd = DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK
102}, {
103 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE2,
104 .vblank = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK,
105 .vline = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK,
106 .hpd = DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK
107}, {
108 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE3,
109 .vblank = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK,
110 .vline = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK,
111 .hpd = DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK
112}, {
113 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE4,
114 .vblank = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK,
115 .vline = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK,
116 .hpd = DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK
117}, {
118 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE5,
119 .vblank = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK,
120 .vline = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK,
121 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
122} };
123
124static const u32 cz_golden_settings_a11[] =
125{
126 mmCRTC_DOUBLE_BUFFER_CONTROL, 0x00010101, 0x00010000,
127 mmFBC_MISC, 0x1f311fff, 0x14300000,
128};
129
130static const u32 cz_mgcg_cgcg_init[] =
131{
132 mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,
133 mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,
134};
135
136static const u32 stoney_golden_settings_a11[] =
137{
138 mmCRTC_DOUBLE_BUFFER_CONTROL, 0x00010101, 0x00010000,
139 mmFBC_MISC, 0x1f311fff, 0x14302000,
140};
141
142static const u32 polaris11_golden_settings_a11[] =
143{
144 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
145 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
146 mmFBC_DEBUG1, 0xffffffff, 0x00000008,
147 mmFBC_MISC, 0x9f313fff, 0x14302008,
148 mmHDMI_CONTROL, 0x313f031f, 0x00000011,
149};
150
151static const u32 polaris10_golden_settings_a11[] =
152{
153 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
154 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
155 mmFBC_MISC, 0x9f313fff, 0x14302008,
156 mmHDMI_CONTROL, 0x313f031f, 0x00000011,
157};
158
159static void dce_v11_0_init_golden_registers(struct amdgpu_device *adev)
160{
161 switch (adev->asic_type) {
162 case CHIP_CARRIZO:
163 amdgpu_device_program_register_sequence(adev,
164 cz_mgcg_cgcg_init,
165 ARRAY_SIZE(cz_mgcg_cgcg_init));
166 amdgpu_device_program_register_sequence(adev,
167 cz_golden_settings_a11,
168 ARRAY_SIZE(cz_golden_settings_a11));
169 break;
170 case CHIP_STONEY:
171 amdgpu_device_program_register_sequence(adev,
172 stoney_golden_settings_a11,
173 ARRAY_SIZE(stoney_golden_settings_a11));
174 break;
175 case CHIP_POLARIS11:
176 case CHIP_POLARIS12:
177 amdgpu_device_program_register_sequence(adev,
178 polaris11_golden_settings_a11,
179 ARRAY_SIZE(polaris11_golden_settings_a11));
180 break;
181 case CHIP_POLARIS10:
182 case CHIP_VEGAM:
183 amdgpu_device_program_register_sequence(adev,
184 polaris10_golden_settings_a11,
185 ARRAY_SIZE(polaris10_golden_settings_a11));
186 break;
187 default:
188 break;
189 }
190}
191
192static u32 dce_v11_0_audio_endpt_rreg(struct amdgpu_device *adev,
193 u32 block_offset, u32 reg)
194{
195 unsigned long flags;
196 u32 r;
197
198 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
199 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
200 r = RREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset);
201 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
202
203 return r;
204}
205
206static void dce_v11_0_audio_endpt_wreg(struct amdgpu_device *adev,
207 u32 block_offset, u32 reg, u32 v)
208{
209 unsigned long flags;
210
211 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
212 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
213 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset, v);
214 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
215}
216
217static u32 dce_v11_0_vblank_get_counter(struct amdgpu_device *adev, int crtc)
218{
219 if (crtc < 0 || crtc >= adev->mode_info.num_crtc)
220 return 0;
221 else
222 return RREG32(mmCRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]);
223}
224
225static void dce_v11_0_pageflip_interrupt_init(struct amdgpu_device *adev)
226{
227 unsigned i;
228
229 /* Enable pflip interrupts */
230 for (i = 0; i < adev->mode_info.num_crtc; i++)
231 amdgpu_irq_get(adev, &adev->pageflip_irq, i);
232}
233
234static void dce_v11_0_pageflip_interrupt_fini(struct amdgpu_device *adev)
235{
236 unsigned i;
237
238 /* Disable pflip interrupts */
239 for (i = 0; i < adev->mode_info.num_crtc; i++)
240 amdgpu_irq_put(adev, &adev->pageflip_irq, i);
241}
242
243/**
244 * dce_v11_0_page_flip - pageflip callback.
245 *
246 * @adev: amdgpu_device pointer
247 * @crtc_id: crtc to cleanup pageflip on
248 * @crtc_base: new address of the crtc (GPU MC address)
249 *
250 * Triggers the actual pageflip by updating the primary
251 * surface base address.
252 */
253static void dce_v11_0_page_flip(struct amdgpu_device *adev,
254 int crtc_id, u64 crtc_base, bool async)
255{
256 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
257 struct drm_framebuffer *fb = amdgpu_crtc->base.primary->fb;
258 u32 tmp;
259
260 /* flip immediate for async, default is vsync */
261 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
262 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
263 GRPH_SURFACE_UPDATE_IMMEDIATE_EN, async ? 1 : 0);
264 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
265 /* update pitch */
266 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset,
267 fb->pitches[0] / fb->format->cpp[0]);
268 /* update the scanout addresses */
269 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
270 upper_32_bits(crtc_base));
271 /* writing to the low address triggers the update */
272 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
273 lower_32_bits(crtc_base));
274 /* post the write */
275 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset);
276}
277
278static int dce_v11_0_crtc_get_scanoutpos(struct amdgpu_device *adev, int crtc,
279 u32 *vbl, u32 *position)
280{
281 if ((crtc < 0) || (crtc >= adev->mode_info.num_crtc))
282 return -EINVAL;
283
284 *vbl = RREG32(mmCRTC_V_BLANK_START_END + crtc_offsets[crtc]);
285 *position = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);
286
287 return 0;
288}
289
290/**
291 * dce_v11_0_hpd_sense - hpd sense callback.
292 *
293 * @adev: amdgpu_device pointer
294 * @hpd: hpd (hotplug detect) pin
295 *
296 * Checks if a digital monitor is connected (evergreen+).
297 * Returns true if connected, false if not connected.
298 */
299static bool dce_v11_0_hpd_sense(struct amdgpu_device *adev,
300 enum amdgpu_hpd_id hpd)
301{
302 bool connected = false;
303
304 if (hpd >= adev->mode_info.num_hpd)
305 return connected;
306
307 if (RREG32(mmDC_HPD_INT_STATUS + hpd_offsets[hpd]) &
308 DC_HPD_INT_STATUS__DC_HPD_SENSE_MASK)
309 connected = true;
310
311 return connected;
312}
313
314/**
315 * dce_v11_0_hpd_set_polarity - hpd set polarity callback.
316 *
317 * @adev: amdgpu_device pointer
318 * @hpd: hpd (hotplug detect) pin
319 *
320 * Set the polarity of the hpd pin (evergreen+).
321 */
322static void dce_v11_0_hpd_set_polarity(struct amdgpu_device *adev,
323 enum amdgpu_hpd_id hpd)
324{
325 u32 tmp;
326 bool connected = dce_v11_0_hpd_sense(adev, hpd);
327
328 if (hpd >= adev->mode_info.num_hpd)
329 return;
330
331 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
332 if (connected)
333 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 0);
334 else
335 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 1);
336 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
337}
338
339/**
340 * dce_v11_0_hpd_init - hpd setup callback.
341 *
342 * @adev: amdgpu_device pointer
343 *
344 * Setup the hpd pins used by the card (evergreen+).
345 * Enable the pin, set the polarity, and enable the hpd interrupts.
346 */
347static void dce_v11_0_hpd_init(struct amdgpu_device *adev)
348{
349 struct drm_device *dev = adev->ddev;
350 struct drm_connector *connector;
351 u32 tmp;
352
353 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
354 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
355
356 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
357 continue;
358
359 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP ||
360 connector->connector_type == DRM_MODE_CONNECTOR_LVDS) {
361 /* don't try to enable hpd on eDP or LVDS avoid breaking the
362 * aux dp channel on imac and help (but not completely fix)
363 * https://bugzilla.redhat.com/show_bug.cgi?id=726143
364 * also avoid interrupt storms during dpms.
365 */
366 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
367 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
368 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
369 continue;
370 }
371
372 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
373 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 1);
374 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
375
376 tmp = RREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd]);
377 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
378 DC_HPD_CONNECT_INT_DELAY,
379 AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS);
380 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
381 DC_HPD_DISCONNECT_INT_DELAY,
382 AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS);
383 WREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
384
385 dce_v11_0_hpd_set_polarity(adev, amdgpu_connector->hpd.hpd);
386 amdgpu_irq_get(adev, &adev->hpd_irq, amdgpu_connector->hpd.hpd);
387 }
388}
389
390/**
391 * dce_v11_0_hpd_fini - hpd tear down callback.
392 *
393 * @adev: amdgpu_device pointer
394 *
395 * Tear down the hpd pins used by the card (evergreen+).
396 * Disable the hpd interrupts.
397 */
398static void dce_v11_0_hpd_fini(struct amdgpu_device *adev)
399{
400 struct drm_device *dev = adev->ddev;
401 struct drm_connector *connector;
402 u32 tmp;
403
404 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
405 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
406
407 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
408 continue;
409
410 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
411 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 0);
412 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
413
414 amdgpu_irq_put(adev, &adev->hpd_irq, amdgpu_connector->hpd.hpd);
415 }
416}
417
418static u32 dce_v11_0_hpd_get_gpio_reg(struct amdgpu_device *adev)
419{
420 return mmDC_GPIO_HPD_A;
421}
422
423static bool dce_v11_0_is_display_hung(struct amdgpu_device *adev)
424{
425 u32 crtc_hung = 0;
426 u32 crtc_status[6];
427 u32 i, j, tmp;
428
429 for (i = 0; i < adev->mode_info.num_crtc; i++) {
430 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
431 if (REG_GET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN)) {
432 crtc_status[i] = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
433 crtc_hung |= (1 << i);
434 }
435 }
436
437 for (j = 0; j < 10; j++) {
438 for (i = 0; i < adev->mode_info.num_crtc; i++) {
439 if (crtc_hung & (1 << i)) {
440 tmp = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
441 if (tmp != crtc_status[i])
442 crtc_hung &= ~(1 << i);
443 }
444 }
445 if (crtc_hung == 0)
446 return false;
447 udelay(100);
448 }
449
450 return true;
451}
452
453static void dce_v11_0_set_vga_render_state(struct amdgpu_device *adev,
454 bool render)
455{
456 u32 tmp;
457
458 /* Lockout access through VGA aperture*/
459 tmp = RREG32(mmVGA_HDP_CONTROL);
460 if (render)
461 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
462 else
463 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
464 WREG32(mmVGA_HDP_CONTROL, tmp);
465
466 /* disable VGA render */
467 tmp = RREG32(mmVGA_RENDER_CONTROL);
468 if (render)
469 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1);
470 else
471 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
472 WREG32(mmVGA_RENDER_CONTROL, tmp);
473}
474
475static int dce_v11_0_get_num_crtc (struct amdgpu_device *adev)
476{
477 int num_crtc = 0;
478
479 switch (adev->asic_type) {
480 case CHIP_CARRIZO:
481 num_crtc = 3;
482 break;
483 case CHIP_STONEY:
484 num_crtc = 2;
485 break;
486 case CHIP_POLARIS10:
487 case CHIP_VEGAM:
488 num_crtc = 6;
489 break;
490 case CHIP_POLARIS11:
491 case CHIP_POLARIS12:
492 num_crtc = 5;
493 break;
494 default:
495 num_crtc = 0;
496 }
497 return num_crtc;
498}
499
500void dce_v11_0_disable_dce(struct amdgpu_device *adev)
501{
502 /*Disable VGA render and enabled crtc, if has DCE engine*/
503 if (amdgpu_atombios_has_dce_engine_info(adev)) {
504 u32 tmp;
505 int crtc_enabled, i;
506
507 dce_v11_0_set_vga_render_state(adev, false);
508
509 /*Disable crtc*/
510 for (i = 0; i < dce_v11_0_get_num_crtc(adev); i++) {
511 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
512 CRTC_CONTROL, CRTC_MASTER_EN);
513 if (crtc_enabled) {
514 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);
515 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
516 tmp = REG_SET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN, 0);
517 WREG32(mmCRTC_CONTROL + crtc_offsets[i], tmp);
518 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);
519 }
520 }
521 }
522}
523
524static void dce_v11_0_program_fmt(struct drm_encoder *encoder)
525{
526 struct drm_device *dev = encoder->dev;
527 struct amdgpu_device *adev = dev->dev_private;
528 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
529 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
530 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
531 int bpc = 0;
532 u32 tmp = 0;
533 enum amdgpu_connector_dither dither = AMDGPU_FMT_DITHER_DISABLE;
534
535 if (connector) {
536 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
537 bpc = amdgpu_connector_get_monitor_bpc(connector);
538 dither = amdgpu_connector->dither;
539 }
540
541 /* LVDS/eDP FMT is set up by atom */
542 if (amdgpu_encoder->devices & ATOM_DEVICE_LCD_SUPPORT)
543 return;
544
545 /* not needed for analog */
546 if ((amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||
547 (amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))
548 return;
549
550 if (bpc == 0)
551 return;
552
553 switch (bpc) {
554 case 6:
555 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
556 /* XXX sort out optimal dither settings */
557 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
558 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
559 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
560 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 0);
561 } else {
562 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
563 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 0);
564 }
565 break;
566 case 8:
567 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
568 /* XXX sort out optimal dither settings */
569 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
570 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
571 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
572 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
573 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 1);
574 } else {
575 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
576 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 1);
577 }
578 break;
579 case 10:
580 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
581 /* XXX sort out optimal dither settings */
582 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
583 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
584 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
585 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
586 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 2);
587 } else {
588 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
589 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 2);
590 }
591 break;
592 default:
593 /* not needed */
594 break;
595 }
596
597 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
598}
599
600
601/* display watermark setup */
602/**
603 * dce_v11_0_line_buffer_adjust - Set up the line buffer
604 *
605 * @adev: amdgpu_device pointer
606 * @amdgpu_crtc: the selected display controller
607 * @mode: the current display mode on the selected display
608 * controller
609 *
610 * Setup up the line buffer allocation for
611 * the selected display controller (CIK).
612 * Returns the line buffer size in pixels.
613 */
614static u32 dce_v11_0_line_buffer_adjust(struct amdgpu_device *adev,
615 struct amdgpu_crtc *amdgpu_crtc,
616 struct drm_display_mode *mode)
617{
618 u32 tmp, buffer_alloc, i, mem_cfg;
619 u32 pipe_offset = amdgpu_crtc->crtc_id;
620 /*
621 * Line Buffer Setup
622 * There are 6 line buffers, one for each display controllers.
623 * There are 3 partitions per LB. Select the number of partitions
624 * to enable based on the display width. For display widths larger
625 * than 4096, you need use to use 2 display controllers and combine
626 * them using the stereo blender.
627 */
628 if (amdgpu_crtc->base.enabled && mode) {
629 if (mode->crtc_hdisplay < 1920) {
630 mem_cfg = 1;
631 buffer_alloc = 2;
632 } else if (mode->crtc_hdisplay < 2560) {
633 mem_cfg = 2;
634 buffer_alloc = 2;
635 } else if (mode->crtc_hdisplay < 4096) {
636 mem_cfg = 0;
637 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
638 } else {
639 DRM_DEBUG_KMS("Mode too big for LB!\n");
640 mem_cfg = 0;
641 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
642 }
643 } else {
644 mem_cfg = 1;
645 buffer_alloc = 0;
646 }
647
648 tmp = RREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset);
649 tmp = REG_SET_FIELD(tmp, LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mem_cfg);
650 WREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset, tmp);
651
652 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
653 tmp = REG_SET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATED, buffer_alloc);
654 WREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset, tmp);
655
656 for (i = 0; i < adev->usec_timeout; i++) {
657 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
658 if (REG_GET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATION_COMPLETED))
659 break;
660 udelay(1);
661 }
662
663 if (amdgpu_crtc->base.enabled && mode) {
664 switch (mem_cfg) {
665 case 0:
666 default:
667 return 4096 * 2;
668 case 1:
669 return 1920 * 2;
670 case 2:
671 return 2560 * 2;
672 }
673 }
674
675 /* controller not enabled, so no lb used */
676 return 0;
677}
678
679/**
680 * cik_get_number_of_dram_channels - get the number of dram channels
681 *
682 * @adev: amdgpu_device pointer
683 *
684 * Look up the number of video ram channels (CIK).
685 * Used for display watermark bandwidth calculations
686 * Returns the number of dram channels
687 */
688static u32 cik_get_number_of_dram_channels(struct amdgpu_device *adev)
689{
690 u32 tmp = RREG32(mmMC_SHARED_CHMAP);
691
692 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {
693 case 0:
694 default:
695 return 1;
696 case 1:
697 return 2;
698 case 2:
699 return 4;
700 case 3:
701 return 8;
702 case 4:
703 return 3;
704 case 5:
705 return 6;
706 case 6:
707 return 10;
708 case 7:
709 return 12;
710 case 8:
711 return 16;
712 }
713}
714
715struct dce10_wm_params {
716 u32 dram_channels; /* number of dram channels */
717 u32 yclk; /* bandwidth per dram data pin in kHz */
718 u32 sclk; /* engine clock in kHz */
719 u32 disp_clk; /* display clock in kHz */
720 u32 src_width; /* viewport width */
721 u32 active_time; /* active display time in ns */
722 u32 blank_time; /* blank time in ns */
723 bool interlaced; /* mode is interlaced */
724 fixed20_12 vsc; /* vertical scale ratio */
725 u32 num_heads; /* number of active crtcs */
726 u32 bytes_per_pixel; /* bytes per pixel display + overlay */
727 u32 lb_size; /* line buffer allocated to pipe */
728 u32 vtaps; /* vertical scaler taps */
729};
730
731/**
732 * dce_v11_0_dram_bandwidth - get the dram bandwidth
733 *
734 * @wm: watermark calculation data
735 *
736 * Calculate the raw dram bandwidth (CIK).
737 * Used for display watermark bandwidth calculations
738 * Returns the dram bandwidth in MBytes/s
739 */
740static u32 dce_v11_0_dram_bandwidth(struct dce10_wm_params *wm)
741{
742 /* Calculate raw DRAM Bandwidth */
743 fixed20_12 dram_efficiency; /* 0.7 */
744 fixed20_12 yclk, dram_channels, bandwidth;
745 fixed20_12 a;
746
747 a.full = dfixed_const(1000);
748 yclk.full = dfixed_const(wm->yclk);
749 yclk.full = dfixed_div(yclk, a);
750 dram_channels.full = dfixed_const(wm->dram_channels * 4);
751 a.full = dfixed_const(10);
752 dram_efficiency.full = dfixed_const(7);
753 dram_efficiency.full = dfixed_div(dram_efficiency, a);
754 bandwidth.full = dfixed_mul(dram_channels, yclk);
755 bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);
756
757 return dfixed_trunc(bandwidth);
758}
759
760/**
761 * dce_v11_0_dram_bandwidth_for_display - get the dram bandwidth for display
762 *
763 * @wm: watermark calculation data
764 *
765 * Calculate the dram bandwidth used for display (CIK).
766 * Used for display watermark bandwidth calculations
767 * Returns the dram bandwidth for display in MBytes/s
768 */
769static u32 dce_v11_0_dram_bandwidth_for_display(struct dce10_wm_params *wm)
770{
771 /* Calculate DRAM Bandwidth and the part allocated to display. */
772 fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */
773 fixed20_12 yclk, dram_channels, bandwidth;
774 fixed20_12 a;
775
776 a.full = dfixed_const(1000);
777 yclk.full = dfixed_const(wm->yclk);
778 yclk.full = dfixed_div(yclk, a);
779 dram_channels.full = dfixed_const(wm->dram_channels * 4);
780 a.full = dfixed_const(10);
781 disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */
782 disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);
783 bandwidth.full = dfixed_mul(dram_channels, yclk);
784 bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);
785
786 return dfixed_trunc(bandwidth);
787}
788
789/**
790 * dce_v11_0_data_return_bandwidth - get the data return bandwidth
791 *
792 * @wm: watermark calculation data
793 *
794 * Calculate the data return bandwidth used for display (CIK).
795 * Used for display watermark bandwidth calculations
796 * Returns the data return bandwidth in MBytes/s
797 */
798static u32 dce_v11_0_data_return_bandwidth(struct dce10_wm_params *wm)
799{
800 /* Calculate the display Data return Bandwidth */
801 fixed20_12 return_efficiency; /* 0.8 */
802 fixed20_12 sclk, bandwidth;
803 fixed20_12 a;
804
805 a.full = dfixed_const(1000);
806 sclk.full = dfixed_const(wm->sclk);
807 sclk.full = dfixed_div(sclk, a);
808 a.full = dfixed_const(10);
809 return_efficiency.full = dfixed_const(8);
810 return_efficiency.full = dfixed_div(return_efficiency, a);
811 a.full = dfixed_const(32);
812 bandwidth.full = dfixed_mul(a, sclk);
813 bandwidth.full = dfixed_mul(bandwidth, return_efficiency);
814
815 return dfixed_trunc(bandwidth);
816}
817
818/**
819 * dce_v11_0_dmif_request_bandwidth - get the dmif bandwidth
820 *
821 * @wm: watermark calculation data
822 *
823 * Calculate the dmif bandwidth used for display (CIK).
824 * Used for display watermark bandwidth calculations
825 * Returns the dmif bandwidth in MBytes/s
826 */
827static u32 dce_v11_0_dmif_request_bandwidth(struct dce10_wm_params *wm)
828{
829 /* Calculate the DMIF Request Bandwidth */
830 fixed20_12 disp_clk_request_efficiency; /* 0.8 */
831 fixed20_12 disp_clk, bandwidth;
832 fixed20_12 a, b;
833
834 a.full = dfixed_const(1000);
835 disp_clk.full = dfixed_const(wm->disp_clk);
836 disp_clk.full = dfixed_div(disp_clk, a);
837 a.full = dfixed_const(32);
838 b.full = dfixed_mul(a, disp_clk);
839
840 a.full = dfixed_const(10);
841 disp_clk_request_efficiency.full = dfixed_const(8);
842 disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);
843
844 bandwidth.full = dfixed_mul(b, disp_clk_request_efficiency);
845
846 return dfixed_trunc(bandwidth);
847}
848
849/**
850 * dce_v11_0_available_bandwidth - get the min available bandwidth
851 *
852 * @wm: watermark calculation data
853 *
854 * Calculate the min available bandwidth used for display (CIK).
855 * Used for display watermark bandwidth calculations
856 * Returns the min available bandwidth in MBytes/s
857 */
858static u32 dce_v11_0_available_bandwidth(struct dce10_wm_params *wm)
859{
860 /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */
861 u32 dram_bandwidth = dce_v11_0_dram_bandwidth(wm);
862 u32 data_return_bandwidth = dce_v11_0_data_return_bandwidth(wm);
863 u32 dmif_req_bandwidth = dce_v11_0_dmif_request_bandwidth(wm);
864
865 return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));
866}
867
868/**
869 * dce_v11_0_average_bandwidth - get the average available bandwidth
870 *
871 * @wm: watermark calculation data
872 *
873 * Calculate the average available bandwidth used for display (CIK).
874 * Used for display watermark bandwidth calculations
875 * Returns the average available bandwidth in MBytes/s
876 */
877static u32 dce_v11_0_average_bandwidth(struct dce10_wm_params *wm)
878{
879 /* Calculate the display mode Average Bandwidth
880 * DisplayMode should contain the source and destination dimensions,
881 * timing, etc.
882 */
883 fixed20_12 bpp;
884 fixed20_12 line_time;
885 fixed20_12 src_width;
886 fixed20_12 bandwidth;
887 fixed20_12 a;
888
889 a.full = dfixed_const(1000);
890 line_time.full = dfixed_const(wm->active_time + wm->blank_time);
891 line_time.full = dfixed_div(line_time, a);
892 bpp.full = dfixed_const(wm->bytes_per_pixel);
893 src_width.full = dfixed_const(wm->src_width);
894 bandwidth.full = dfixed_mul(src_width, bpp);
895 bandwidth.full = dfixed_mul(bandwidth, wm->vsc);
896 bandwidth.full = dfixed_div(bandwidth, line_time);
897
898 return dfixed_trunc(bandwidth);
899}
900
901/**
902 * dce_v11_0_latency_watermark - get the latency watermark
903 *
904 * @wm: watermark calculation data
905 *
906 * Calculate the latency watermark (CIK).
907 * Used for display watermark bandwidth calculations
908 * Returns the latency watermark in ns
909 */
910static u32 dce_v11_0_latency_watermark(struct dce10_wm_params *wm)
911{
912 /* First calculate the latency in ns */
913 u32 mc_latency = 2000; /* 2000 ns. */
914 u32 available_bandwidth = dce_v11_0_available_bandwidth(wm);
915 u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;
916 u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;
917 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */
918 u32 other_heads_data_return_time = ((wm->num_heads + 1) * worst_chunk_return_time) +
919 (wm->num_heads * cursor_line_pair_return_time);
920 u32 latency = mc_latency + other_heads_data_return_time + dc_latency;
921 u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;
922 u32 tmp, dmif_size = 12288;
923 fixed20_12 a, b, c;
924
925 if (wm->num_heads == 0)
926 return 0;
927
928 a.full = dfixed_const(2);
929 b.full = dfixed_const(1);
930 if ((wm->vsc.full > a.full) ||
931 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) ||
932 (wm->vtaps >= 5) ||
933 ((wm->vsc.full >= a.full) && wm->interlaced))
934 max_src_lines_per_dst_line = 4;
935 else
936 max_src_lines_per_dst_line = 2;
937
938 a.full = dfixed_const(available_bandwidth);
939 b.full = dfixed_const(wm->num_heads);
940 a.full = dfixed_div(a, b);
941 tmp = div_u64((u64) dmif_size * (u64) wm->disp_clk, mc_latency + 512);
942 tmp = min(dfixed_trunc(a), tmp);
943
944 lb_fill_bw = min(tmp, wm->disp_clk * wm->bytes_per_pixel / 1000);
945
946 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
947 b.full = dfixed_const(1000);
948 c.full = dfixed_const(lb_fill_bw);
949 b.full = dfixed_div(c, b);
950 a.full = dfixed_div(a, b);
951 line_fill_time = dfixed_trunc(a);
952
953 if (line_fill_time < wm->active_time)
954 return latency;
955 else
956 return latency + (line_fill_time - wm->active_time);
957
958}
959
960/**
961 * dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display - check
962 * average and available dram bandwidth
963 *
964 * @wm: watermark calculation data
965 *
966 * Check if the display average bandwidth fits in the display
967 * dram bandwidth (CIK).
968 * Used for display watermark bandwidth calculations
969 * Returns true if the display fits, false if not.
970 */
971static bool dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(struct dce10_wm_params *wm)
972{
973 if (dce_v11_0_average_bandwidth(wm) <=
974 (dce_v11_0_dram_bandwidth_for_display(wm) / wm->num_heads))
975 return true;
976 else
977 return false;
978}
979
980/**
981 * dce_v11_0_average_bandwidth_vs_available_bandwidth - check
982 * average and available bandwidth
983 *
984 * @wm: watermark calculation data
985 *
986 * Check if the display average bandwidth fits in the display
987 * available bandwidth (CIK).
988 * Used for display watermark bandwidth calculations
989 * Returns true if the display fits, false if not.
990 */
991static bool dce_v11_0_average_bandwidth_vs_available_bandwidth(struct dce10_wm_params *wm)
992{
993 if (dce_v11_0_average_bandwidth(wm) <=
994 (dce_v11_0_available_bandwidth(wm) / wm->num_heads))
995 return true;
996 else
997 return false;
998}
999
1000/**
1001 * dce_v11_0_check_latency_hiding - check latency hiding
1002 *
1003 * @wm: watermark calculation data
1004 *
1005 * Check latency hiding (CIK).
1006 * Used for display watermark bandwidth calculations
1007 * Returns true if the display fits, false if not.
1008 */
1009static bool dce_v11_0_check_latency_hiding(struct dce10_wm_params *wm)
1010{
1011 u32 lb_partitions = wm->lb_size / wm->src_width;
1012 u32 line_time = wm->active_time + wm->blank_time;
1013 u32 latency_tolerant_lines;
1014 u32 latency_hiding;
1015 fixed20_12 a;
1016
1017 a.full = dfixed_const(1);
1018 if (wm->vsc.full > a.full)
1019 latency_tolerant_lines = 1;
1020 else {
1021 if (lb_partitions <= (wm->vtaps + 1))
1022 latency_tolerant_lines = 1;
1023 else
1024 latency_tolerant_lines = 2;
1025 }
1026
1027 latency_hiding = (latency_tolerant_lines * line_time + wm->blank_time);
1028
1029 if (dce_v11_0_latency_watermark(wm) <= latency_hiding)
1030 return true;
1031 else
1032 return false;
1033}
1034
1035/**
1036 * dce_v11_0_program_watermarks - program display watermarks
1037 *
1038 * @adev: amdgpu_device pointer
1039 * @amdgpu_crtc: the selected display controller
1040 * @lb_size: line buffer size
1041 * @num_heads: number of display controllers in use
1042 *
1043 * Calculate and program the display watermarks for the
1044 * selected display controller (CIK).
1045 */
1046static void dce_v11_0_program_watermarks(struct amdgpu_device *adev,
1047 struct amdgpu_crtc *amdgpu_crtc,
1048 u32 lb_size, u32 num_heads)
1049{
1050 struct drm_display_mode *mode = &amdgpu_crtc->base.mode;
1051 struct dce10_wm_params wm_low, wm_high;
1052 u32 active_time;
1053 u32 line_time = 0;
1054 u32 latency_watermark_a = 0, latency_watermark_b = 0;
1055 u32 tmp, wm_mask, lb_vblank_lead_lines = 0;
1056
1057 if (amdgpu_crtc->base.enabled && num_heads && mode) {
1058 active_time = (u32) div_u64((u64)mode->crtc_hdisplay * 1000000,
1059 (u32)mode->clock);
1060 line_time = (u32) div_u64((u64)mode->crtc_htotal * 1000000,
1061 (u32)mode->clock);
1062 line_time = min(line_time, (u32)65535);
1063
1064 /* watermark for high clocks */
1065 if (adev->pm.dpm_enabled) {
1066 wm_high.yclk =
1067 amdgpu_dpm_get_mclk(adev, false) * 10;
1068 wm_high.sclk =
1069 amdgpu_dpm_get_sclk(adev, false) * 10;
1070 } else {
1071 wm_high.yclk = adev->pm.current_mclk * 10;
1072 wm_high.sclk = adev->pm.current_sclk * 10;
1073 }
1074
1075 wm_high.disp_clk = mode->clock;
1076 wm_high.src_width = mode->crtc_hdisplay;
1077 wm_high.active_time = active_time;
1078 wm_high.blank_time = line_time - wm_high.active_time;
1079 wm_high.interlaced = false;
1080 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1081 wm_high.interlaced = true;
1082 wm_high.vsc = amdgpu_crtc->vsc;
1083 wm_high.vtaps = 1;
1084 if (amdgpu_crtc->rmx_type != RMX_OFF)
1085 wm_high.vtaps = 2;
1086 wm_high.bytes_per_pixel = 4; /* XXX: get this from fb config */
1087 wm_high.lb_size = lb_size;
1088 wm_high.dram_channels = cik_get_number_of_dram_channels(adev);
1089 wm_high.num_heads = num_heads;
1090
1091 /* set for high clocks */
1092 latency_watermark_a = min(dce_v11_0_latency_watermark(&wm_high), (u32)65535);
1093
1094 /* possibly force display priority to high */
1095 /* should really do this at mode validation time... */
1096 if (!dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_high) ||
1097 !dce_v11_0_average_bandwidth_vs_available_bandwidth(&wm_high) ||
1098 !dce_v11_0_check_latency_hiding(&wm_high) ||
1099 (adev->mode_info.disp_priority == 2)) {
1100 DRM_DEBUG_KMS("force priority to high\n");
1101 }
1102
1103 /* watermark for low clocks */
1104 if (adev->pm.dpm_enabled) {
1105 wm_low.yclk =
1106 amdgpu_dpm_get_mclk(adev, true) * 10;
1107 wm_low.sclk =
1108 amdgpu_dpm_get_sclk(adev, true) * 10;
1109 } else {
1110 wm_low.yclk = adev->pm.current_mclk * 10;
1111 wm_low.sclk = adev->pm.current_sclk * 10;
1112 }
1113
1114 wm_low.disp_clk = mode->clock;
1115 wm_low.src_width = mode->crtc_hdisplay;
1116 wm_low.active_time = active_time;
1117 wm_low.blank_time = line_time - wm_low.active_time;
1118 wm_low.interlaced = false;
1119 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1120 wm_low.interlaced = true;
1121 wm_low.vsc = amdgpu_crtc->vsc;
1122 wm_low.vtaps = 1;
1123 if (amdgpu_crtc->rmx_type != RMX_OFF)
1124 wm_low.vtaps = 2;
1125 wm_low.bytes_per_pixel = 4; /* XXX: get this from fb config */
1126 wm_low.lb_size = lb_size;
1127 wm_low.dram_channels = cik_get_number_of_dram_channels(adev);
1128 wm_low.num_heads = num_heads;
1129
1130 /* set for low clocks */
1131 latency_watermark_b = min(dce_v11_0_latency_watermark(&wm_low), (u32)65535);
1132
1133 /* possibly force display priority to high */
1134 /* should really do this at mode validation time... */
1135 if (!dce_v11_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_low) ||
1136 !dce_v11_0_average_bandwidth_vs_available_bandwidth(&wm_low) ||
1137 !dce_v11_0_check_latency_hiding(&wm_low) ||
1138 (adev->mode_info.disp_priority == 2)) {
1139 DRM_DEBUG_KMS("force priority to high\n");
1140 }
1141 lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode->crtc_hdisplay);
1142 }
1143
1144 /* select wm A */
1145 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset);
1146 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 1);
1147 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1148 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1149 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_a);
1150 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1151 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1152 /* select wm B */
1153 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 2);
1154 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1155 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1156 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_b);
1157 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1158 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1159 /* restore original selection */
1160 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask);
1161
1162 /* save values for DPM */
1163 amdgpu_crtc->line_time = line_time;
1164 amdgpu_crtc->wm_high = latency_watermark_a;
1165 amdgpu_crtc->wm_low = latency_watermark_b;
1166 /* Save number of lines the linebuffer leads before the scanout */
1167 amdgpu_crtc->lb_vblank_lead_lines = lb_vblank_lead_lines;
1168}
1169
1170/**
1171 * dce_v11_0_bandwidth_update - program display watermarks
1172 *
1173 * @adev: amdgpu_device pointer
1174 *
1175 * Calculate and program the display watermarks and line
1176 * buffer allocation (CIK).
1177 */
1178static void dce_v11_0_bandwidth_update(struct amdgpu_device *adev)
1179{
1180 struct drm_display_mode *mode = NULL;
1181 u32 num_heads = 0, lb_size;
1182 int i;
1183
1184 amdgpu_display_update_priority(adev);
1185
1186 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1187 if (adev->mode_info.crtcs[i]->base.enabled)
1188 num_heads++;
1189 }
1190 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1191 mode = &adev->mode_info.crtcs[i]->base.mode;
1192 lb_size = dce_v11_0_line_buffer_adjust(adev, adev->mode_info.crtcs[i], mode);
1193 dce_v11_0_program_watermarks(adev, adev->mode_info.crtcs[i],
1194 lb_size, num_heads);
1195 }
1196}
1197
1198static void dce_v11_0_audio_get_connected_pins(struct amdgpu_device *adev)
1199{
1200 int i;
1201 u32 offset, tmp;
1202
1203 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1204 offset = adev->mode_info.audio.pin[i].offset;
1205 tmp = RREG32_AUDIO_ENDPT(offset,
1206 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT);
1207 if (((tmp &
1208 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK) >>
1209 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT) == 1)
1210 adev->mode_info.audio.pin[i].connected = false;
1211 else
1212 adev->mode_info.audio.pin[i].connected = true;
1213 }
1214}
1215
1216static struct amdgpu_audio_pin *dce_v11_0_audio_get_pin(struct amdgpu_device *adev)
1217{
1218 int i;
1219
1220 dce_v11_0_audio_get_connected_pins(adev);
1221
1222 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1223 if (adev->mode_info.audio.pin[i].connected)
1224 return &adev->mode_info.audio.pin[i];
1225 }
1226 DRM_ERROR("No connected audio pins found!\n");
1227 return NULL;
1228}
1229
1230static void dce_v11_0_afmt_audio_select_pin(struct drm_encoder *encoder)
1231{
1232 struct amdgpu_device *adev = encoder->dev->dev_private;
1233 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1234 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1235 u32 tmp;
1236
1237 if (!dig || !dig->afmt || !dig->afmt->pin)
1238 return;
1239
1240 tmp = RREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset);
1241 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, dig->afmt->pin->id);
1242 WREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset, tmp);
1243}
1244
1245static void dce_v11_0_audio_write_latency_fields(struct drm_encoder *encoder,
1246 struct drm_display_mode *mode)
1247{
1248 struct amdgpu_device *adev = encoder->dev->dev_private;
1249 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1250 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1251 struct drm_connector *connector;
1252 struct amdgpu_connector *amdgpu_connector = NULL;
1253 u32 tmp;
1254 int interlace = 0;
1255
1256 if (!dig || !dig->afmt || !dig->afmt->pin)
1257 return;
1258
1259 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
1260 if (connector->encoder == encoder) {
1261 amdgpu_connector = to_amdgpu_connector(connector);
1262 break;
1263 }
1264 }
1265
1266 if (!amdgpu_connector) {
1267 DRM_ERROR("Couldn't find encoder's connector\n");
1268 return;
1269 }
1270
1271 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1272 interlace = 1;
1273 if (connector->latency_present[interlace]) {
1274 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1275 VIDEO_LIPSYNC, connector->video_latency[interlace]);
1276 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1277 AUDIO_LIPSYNC, connector->audio_latency[interlace]);
1278 } else {
1279 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1280 VIDEO_LIPSYNC, 0);
1281 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1282 AUDIO_LIPSYNC, 0);
1283 }
1284 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1285 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC, tmp);
1286}
1287
1288static void dce_v11_0_audio_write_speaker_allocation(struct drm_encoder *encoder)
1289{
1290 struct amdgpu_device *adev = encoder->dev->dev_private;
1291 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1292 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1293 struct drm_connector *connector;
1294 struct amdgpu_connector *amdgpu_connector = NULL;
1295 u32 tmp;
1296 u8 *sadb = NULL;
1297 int sad_count;
1298
1299 if (!dig || !dig->afmt || !dig->afmt->pin)
1300 return;
1301
1302 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
1303 if (connector->encoder == encoder) {
1304 amdgpu_connector = to_amdgpu_connector(connector);
1305 break;
1306 }
1307 }
1308
1309 if (!amdgpu_connector) {
1310 DRM_ERROR("Couldn't find encoder's connector\n");
1311 return;
1312 }
1313
1314 sad_count = drm_edid_to_speaker_allocation(amdgpu_connector_edid(connector), &sadb);
1315 if (sad_count < 0) {
1316 DRM_ERROR("Couldn't read Speaker Allocation Data Block: %d\n", sad_count);
1317 sad_count = 0;
1318 }
1319
1320 /* program the speaker allocation */
1321 tmp = RREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1322 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER);
1323 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1324 DP_CONNECTION, 0);
1325 /* set HDMI mode */
1326 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1327 HDMI_CONNECTION, 1);
1328 if (sad_count)
1329 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1330 SPEAKER_ALLOCATION, sadb[0]);
1331 else
1332 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1333 SPEAKER_ALLOCATION, 5); /* stereo */
1334 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1335 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER, tmp);
1336
1337 kfree(sadb);
1338}
1339
1340static void dce_v11_0_audio_write_sad_regs(struct drm_encoder *encoder)
1341{
1342 struct amdgpu_device *adev = encoder->dev->dev_private;
1343 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1344 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1345 struct drm_connector *connector;
1346 struct amdgpu_connector *amdgpu_connector = NULL;
1347 struct cea_sad *sads;
1348 int i, sad_count;
1349
1350 static const u16 eld_reg_to_type[][2] = {
1351 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
1352 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
1353 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
1354 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
1355 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
1356 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
1357 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
1358 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
1359 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
1360 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
1361 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
1362 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
1363 };
1364
1365 if (!dig || !dig->afmt || !dig->afmt->pin)
1366 return;
1367
1368 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
1369 if (connector->encoder == encoder) {
1370 amdgpu_connector = to_amdgpu_connector(connector);
1371 break;
1372 }
1373 }
1374
1375 if (!amdgpu_connector) {
1376 DRM_ERROR("Couldn't find encoder's connector\n");
1377 return;
1378 }
1379
1380 sad_count = drm_edid_to_sad(amdgpu_connector_edid(connector), &sads);
1381 if (sad_count <= 0) {
1382 DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
1383 return;
1384 }
1385 BUG_ON(!sads);
1386
1387 for (i = 0; i < ARRAY_SIZE(eld_reg_to_type); i++) {
1388 u32 tmp = 0;
1389 u8 stereo_freqs = 0;
1390 int max_channels = -1;
1391 int j;
1392
1393 for (j = 0; j < sad_count; j++) {
1394 struct cea_sad *sad = &sads[j];
1395
1396 if (sad->format == eld_reg_to_type[i][1]) {
1397 if (sad->channels > max_channels) {
1398 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1399 MAX_CHANNELS, sad->channels);
1400 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1401 DESCRIPTOR_BYTE_2, sad->byte2);
1402 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1403 SUPPORTED_FREQUENCIES, sad->freq);
1404 max_channels = sad->channels;
1405 }
1406
1407 if (sad->format == HDMI_AUDIO_CODING_TYPE_PCM)
1408 stereo_freqs |= sad->freq;
1409 else
1410 break;
1411 }
1412 }
1413
1414 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1415 SUPPORTED_FREQUENCIES_STEREO, stereo_freqs);
1416 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset, eld_reg_to_type[i][0], tmp);
1417 }
1418
1419 kfree(sads);
1420}
1421
1422static void dce_v11_0_audio_enable(struct amdgpu_device *adev,
1423 struct amdgpu_audio_pin *pin,
1424 bool enable)
1425{
1426 if (!pin)
1427 return;
1428
1429 WREG32_AUDIO_ENDPT(pin->offset, ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL,
1430 enable ? AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK : 0);
1431}
1432
1433static const u32 pin_offsets[] =
1434{
1435 AUD0_REGISTER_OFFSET,
1436 AUD1_REGISTER_OFFSET,
1437 AUD2_REGISTER_OFFSET,
1438 AUD3_REGISTER_OFFSET,
1439 AUD4_REGISTER_OFFSET,
1440 AUD5_REGISTER_OFFSET,
1441 AUD6_REGISTER_OFFSET,
1442 AUD7_REGISTER_OFFSET,
1443};
1444
1445static int dce_v11_0_audio_init(struct amdgpu_device *adev)
1446{
1447 int i;
1448
1449 if (!amdgpu_audio)
1450 return 0;
1451
1452 adev->mode_info.audio.enabled = true;
1453
1454 switch (adev->asic_type) {
1455 case CHIP_CARRIZO:
1456 case CHIP_STONEY:
1457 adev->mode_info.audio.num_pins = 7;
1458 break;
1459 case CHIP_POLARIS10:
1460 case CHIP_VEGAM:
1461 adev->mode_info.audio.num_pins = 8;
1462 break;
1463 case CHIP_POLARIS11:
1464 case CHIP_POLARIS12:
1465 adev->mode_info.audio.num_pins = 6;
1466 break;
1467 default:
1468 return -EINVAL;
1469 }
1470
1471 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1472 adev->mode_info.audio.pin[i].channels = -1;
1473 adev->mode_info.audio.pin[i].rate = -1;
1474 adev->mode_info.audio.pin[i].bits_per_sample = -1;
1475 adev->mode_info.audio.pin[i].status_bits = 0;
1476 adev->mode_info.audio.pin[i].category_code = 0;
1477 adev->mode_info.audio.pin[i].connected = false;
1478 adev->mode_info.audio.pin[i].offset = pin_offsets[i];
1479 adev->mode_info.audio.pin[i].id = i;
1480 /* disable audio. it will be set up later */
1481 /* XXX remove once we switch to ip funcs */
1482 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1483 }
1484
1485 return 0;
1486}
1487
1488static void dce_v11_0_audio_fini(struct amdgpu_device *adev)
1489{
1490 int i;
1491
1492 if (!amdgpu_audio)
1493 return;
1494
1495 if (!adev->mode_info.audio.enabled)
1496 return;
1497
1498 for (i = 0; i < adev->mode_info.audio.num_pins; i++)
1499 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1500
1501 adev->mode_info.audio.enabled = false;
1502}
1503
1504/*
1505 * update the N and CTS parameters for a given pixel clock rate
1506 */
1507static void dce_v11_0_afmt_update_ACR(struct drm_encoder *encoder, uint32_t clock)
1508{
1509 struct drm_device *dev = encoder->dev;
1510 struct amdgpu_device *adev = dev->dev_private;
1511 struct amdgpu_afmt_acr acr = amdgpu_afmt_acr(clock);
1512 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1513 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1514 u32 tmp;
1515
1516 tmp = RREG32(mmHDMI_ACR_32_0 + dig->afmt->offset);
1517 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz);
1518 WREG32(mmHDMI_ACR_32_0 + dig->afmt->offset, tmp);
1519 tmp = RREG32(mmHDMI_ACR_32_1 + dig->afmt->offset);
1520 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);
1521 WREG32(mmHDMI_ACR_32_1 + dig->afmt->offset, tmp);
1522
1523 tmp = RREG32(mmHDMI_ACR_44_0 + dig->afmt->offset);
1524 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz);
1525 WREG32(mmHDMI_ACR_44_0 + dig->afmt->offset, tmp);
1526 tmp = RREG32(mmHDMI_ACR_44_1 + dig->afmt->offset);
1527 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz);
1528 WREG32(mmHDMI_ACR_44_1 + dig->afmt->offset, tmp);
1529
1530 tmp = RREG32(mmHDMI_ACR_48_0 + dig->afmt->offset);
1531 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz);
1532 WREG32(mmHDMI_ACR_48_0 + dig->afmt->offset, tmp);
1533 tmp = RREG32(mmHDMI_ACR_48_1 + dig->afmt->offset);
1534 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz);
1535 WREG32(mmHDMI_ACR_48_1 + dig->afmt->offset, tmp);
1536
1537}
1538
1539/*
1540 * build a HDMI Video Info Frame
1541 */
1542static void dce_v11_0_afmt_update_avi_infoframe(struct drm_encoder *encoder,
1543 void *buffer, size_t size)
1544{
1545 struct drm_device *dev = encoder->dev;
1546 struct amdgpu_device *adev = dev->dev_private;
1547 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1548 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1549 uint8_t *frame = buffer + 3;
1550 uint8_t *header = buffer;
1551
1552 WREG32(mmAFMT_AVI_INFO0 + dig->afmt->offset,
1553 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
1554 WREG32(mmAFMT_AVI_INFO1 + dig->afmt->offset,
1555 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
1556 WREG32(mmAFMT_AVI_INFO2 + dig->afmt->offset,
1557 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
1558 WREG32(mmAFMT_AVI_INFO3 + dig->afmt->offset,
1559 frame[0xC] | (frame[0xD] << 8) | (header[1] << 24));
1560}
1561
1562static void dce_v11_0_audio_set_dto(struct drm_encoder *encoder, u32 clock)
1563{
1564 struct drm_device *dev = encoder->dev;
1565 struct amdgpu_device *adev = dev->dev_private;
1566 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1567 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1568 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1569 u32 dto_phase = 24 * 1000;
1570 u32 dto_modulo = clock;
1571 u32 tmp;
1572
1573 if (!dig || !dig->afmt)
1574 return;
1575
1576 /* XXX two dtos; generally use dto0 for hdmi */
1577 /* Express [24MHz / target pixel clock] as an exact rational
1578 * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE
1579 * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
1580 */
1581 tmp = RREG32(mmDCCG_AUDIO_DTO_SOURCE);
1582 tmp = REG_SET_FIELD(tmp, DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL,
1583 amdgpu_crtc->crtc_id);
1584 WREG32(mmDCCG_AUDIO_DTO_SOURCE, tmp);
1585 WREG32(mmDCCG_AUDIO_DTO0_PHASE, dto_phase);
1586 WREG32(mmDCCG_AUDIO_DTO0_MODULE, dto_modulo);
1587}
1588
1589/*
1590 * update the info frames with the data from the current display mode
1591 */
1592static void dce_v11_0_afmt_setmode(struct drm_encoder *encoder,
1593 struct drm_display_mode *mode)
1594{
1595 struct drm_device *dev = encoder->dev;
1596 struct amdgpu_device *adev = dev->dev_private;
1597 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1598 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1599 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
1600 u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
1601 struct hdmi_avi_infoframe frame;
1602 ssize_t err;
1603 u32 tmp;
1604 int bpc = 8;
1605
1606 if (!dig || !dig->afmt)
1607 return;
1608
1609 /* Silent, r600_hdmi_enable will raise WARN for us */
1610 if (!dig->afmt->enabled)
1611 return;
1612
1613 /* hdmi deep color mode general control packets setup, if bpc > 8 */
1614 if (encoder->crtc) {
1615 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1616 bpc = amdgpu_crtc->bpc;
1617 }
1618
1619 /* disable audio prior to setting up hw */
1620 dig->afmt->pin = dce_v11_0_audio_get_pin(adev);
1621 dce_v11_0_audio_enable(adev, dig->afmt->pin, false);
1622
1623 dce_v11_0_audio_set_dto(encoder, mode->clock);
1624
1625 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1626 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1);
1627 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp); /* send null packets when required */
1628
1629 WREG32(mmAFMT_AUDIO_CRC_CONTROL + dig->afmt->offset, 0x1000);
1630
1631 tmp = RREG32(mmHDMI_CONTROL + dig->afmt->offset);
1632 switch (bpc) {
1633 case 0:
1634 case 6:
1635 case 8:
1636 case 16:
1637 default:
1638 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0);
1639 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0);
1640 DRM_DEBUG("%s: Disabling hdmi deep color for %d bpc.\n",
1641 connector->name, bpc);
1642 break;
1643 case 10:
1644 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1645 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1);
1646 DRM_DEBUG("%s: Enabling hdmi deep color 30 for 10 bpc.\n",
1647 connector->name);
1648 break;
1649 case 12:
1650 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1651 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2);
1652 DRM_DEBUG("%s: Enabling hdmi deep color 36 for 12 bpc.\n",
1653 connector->name);
1654 break;
1655 }
1656 WREG32(mmHDMI_CONTROL + dig->afmt->offset, tmp);
1657
1658 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1659 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); /* send null packets when required */
1660 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); /* send general control packets */
1661 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packets every frame */
1662 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp);
1663
1664 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1665 /* enable audio info frames (frames won't be set until audio is enabled) */
1666 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, 1);
1667 /* required for audio info values to be updated */
1668 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_CONT, 1);
1669 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1670
1671 tmp = RREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset);
1672 /* required for audio info values to be updated */
1673 tmp = REG_SET_FIELD(tmp, AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1);
1674 WREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1675
1676 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1677 /* anything other than 0 */
1678 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, 2);
1679 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1680
1681 WREG32(mmHDMI_GC + dig->afmt->offset, 0); /* unset HDMI_GC_AVMUTE */
1682
1683 tmp = RREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1684 /* set the default audio delay */
1685 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);
1686 /* should be suffient for all audio modes and small enough for all hblanks */
1687 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);
1688 WREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1689
1690 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1691 /* allow 60958 channel status fields to be updated */
1692 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1);
1693 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1694
1695 tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset);
1696 if (bpc > 8)
1697 /* clear SW CTS value */
1698 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 0);
1699 else
1700 /* select SW CTS value */
1701 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 1);
1702 /* allow hw to sent ACR packets when required */
1703 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1);
1704 WREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset, tmp);
1705
1706 dce_v11_0_afmt_update_ACR(encoder, mode->clock);
1707
1708 tmp = RREG32(mmAFMT_60958_0 + dig->afmt->offset);
1709 tmp = REG_SET_FIELD(tmp, AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, 1);
1710 WREG32(mmAFMT_60958_0 + dig->afmt->offset, tmp);
1711
1712 tmp = RREG32(mmAFMT_60958_1 + dig->afmt->offset);
1713 tmp = REG_SET_FIELD(tmp, AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, 2);
1714 WREG32(mmAFMT_60958_1 + dig->afmt->offset, tmp);
1715
1716 tmp = RREG32(mmAFMT_60958_2 + dig->afmt->offset);
1717 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3);
1718 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4);
1719 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5);
1720 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6);
1721 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7);
1722 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8);
1723 WREG32(mmAFMT_60958_2 + dig->afmt->offset, tmp);
1724
1725 dce_v11_0_audio_write_speaker_allocation(encoder);
1726
1727 WREG32(mmAFMT_AUDIO_PACKET_CONTROL2 + dig->afmt->offset,
1728 (0xff << AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT));
1729
1730 dce_v11_0_afmt_audio_select_pin(encoder);
1731 dce_v11_0_audio_write_sad_regs(encoder);
1732 dce_v11_0_audio_write_latency_fields(encoder, mode);
1733
1734 err = drm_hdmi_avi_infoframe_from_display_mode(&frame, connector, mode);
1735 if (err < 0) {
1736 DRM_ERROR("failed to setup AVI infoframe: %zd\n", err);
1737 return;
1738 }
1739
1740 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
1741 if (err < 0) {
1742 DRM_ERROR("failed to pack AVI infoframe: %zd\n", err);
1743 return;
1744 }
1745
1746 dce_v11_0_afmt_update_avi_infoframe(encoder, buffer, sizeof(buffer));
1747
1748 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1749 /* enable AVI info frames */
1750 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_SEND, 1);
1751 /* required for audio info values to be updated */
1752 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1);
1753 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1754
1755 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1756 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2);
1757 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1758
1759 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1760 /* send audio packets */
1761 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, 1);
1762 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1763
1764 WREG32(mmAFMT_RAMP_CONTROL0 + dig->afmt->offset, 0x00FFFFFF);
1765 WREG32(mmAFMT_RAMP_CONTROL1 + dig->afmt->offset, 0x007FFFFF);
1766 WREG32(mmAFMT_RAMP_CONTROL2 + dig->afmt->offset, 0x00000001);
1767 WREG32(mmAFMT_RAMP_CONTROL3 + dig->afmt->offset, 0x00000001);
1768
1769 /* enable audio after to setting up hw */
1770 dce_v11_0_audio_enable(adev, dig->afmt->pin, true);
1771}
1772
1773static void dce_v11_0_afmt_enable(struct drm_encoder *encoder, bool enable)
1774{
1775 struct drm_device *dev = encoder->dev;
1776 struct amdgpu_device *adev = dev->dev_private;
1777 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1778 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1779
1780 if (!dig || !dig->afmt)
1781 return;
1782
1783 /* Silent, r600_hdmi_enable will raise WARN for us */
1784 if (enable && dig->afmt->enabled)
1785 return;
1786 if (!enable && !dig->afmt->enabled)
1787 return;
1788
1789 if (!enable && dig->afmt->pin) {
1790 dce_v11_0_audio_enable(adev, dig->afmt->pin, false);
1791 dig->afmt->pin = NULL;
1792 }
1793
1794 dig->afmt->enabled = enable;
1795
1796 DRM_DEBUG("%sabling AFMT interface @ 0x%04X for encoder 0x%x\n",
1797 enable ? "En" : "Dis", dig->afmt->offset, amdgpu_encoder->encoder_id);
1798}
1799
1800static int dce_v11_0_afmt_init(struct amdgpu_device *adev)
1801{
1802 int i;
1803
1804 for (i = 0; i < adev->mode_info.num_dig; i++)
1805 adev->mode_info.afmt[i] = NULL;
1806
1807 /* DCE11 has audio blocks tied to DIG encoders */
1808 for (i = 0; i < adev->mode_info.num_dig; i++) {
1809 adev->mode_info.afmt[i] = kzalloc(sizeof(struct amdgpu_afmt), GFP_KERNEL);
1810 if (adev->mode_info.afmt[i]) {
1811 adev->mode_info.afmt[i]->offset = dig_offsets[i];
1812 adev->mode_info.afmt[i]->id = i;
1813 } else {
1814 int j;
1815 for (j = 0; j < i; j++) {
1816 kfree(adev->mode_info.afmt[j]);
1817 adev->mode_info.afmt[j] = NULL;
1818 }
1819 return -ENOMEM;
1820 }
1821 }
1822 return 0;
1823}
1824
1825static void dce_v11_0_afmt_fini(struct amdgpu_device *adev)
1826{
1827 int i;
1828
1829 for (i = 0; i < adev->mode_info.num_dig; i++) {
1830 kfree(adev->mode_info.afmt[i]);
1831 adev->mode_info.afmt[i] = NULL;
1832 }
1833}
1834
1835static const u32 vga_control_regs[6] =
1836{
1837 mmD1VGA_CONTROL,
1838 mmD2VGA_CONTROL,
1839 mmD3VGA_CONTROL,
1840 mmD4VGA_CONTROL,
1841 mmD5VGA_CONTROL,
1842 mmD6VGA_CONTROL,
1843};
1844
1845static void dce_v11_0_vga_enable(struct drm_crtc *crtc, bool enable)
1846{
1847 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1848 struct drm_device *dev = crtc->dev;
1849 struct amdgpu_device *adev = dev->dev_private;
1850 u32 vga_control;
1851
1852 vga_control = RREG32(vga_control_regs[amdgpu_crtc->crtc_id]) & ~1;
1853 if (enable)
1854 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control | 1);
1855 else
1856 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control);
1857}
1858
1859static void dce_v11_0_grph_enable(struct drm_crtc *crtc, bool enable)
1860{
1861 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1862 struct drm_device *dev = crtc->dev;
1863 struct amdgpu_device *adev = dev->dev_private;
1864
1865 if (enable)
1866 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 1);
1867 else
1868 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 0);
1869}
1870
1871static int dce_v11_0_crtc_do_set_base(struct drm_crtc *crtc,
1872 struct drm_framebuffer *fb,
1873 int x, int y, int atomic)
1874{
1875 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1876 struct drm_device *dev = crtc->dev;
1877 struct amdgpu_device *adev = dev->dev_private;
1878 struct drm_framebuffer *target_fb;
1879 struct drm_gem_object *obj;
1880 struct amdgpu_bo *abo;
1881 uint64_t fb_location, tiling_flags;
1882 uint32_t fb_format, fb_pitch_pixels;
1883 u32 fb_swap = REG_SET_FIELD(0, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, ENDIAN_NONE);
1884 u32 pipe_config;
1885 u32 tmp, viewport_w, viewport_h;
1886 int r;
1887 bool bypass_lut = false;
1888 struct drm_format_name_buf format_name;
1889
1890 /* no fb bound */
1891 if (!atomic && !crtc->primary->fb) {
1892 DRM_DEBUG_KMS("No FB bound\n");
1893 return 0;
1894 }
1895
1896 if (atomic)
1897 target_fb = fb;
1898 else
1899 target_fb = crtc->primary->fb;
1900
1901 /* If atomic, assume fb object is pinned & idle & fenced and
1902 * just update base pointers
1903 */
1904 obj = target_fb->obj[0];
1905 abo = gem_to_amdgpu_bo(obj);
1906 r = amdgpu_bo_reserve(abo, false);
1907 if (unlikely(r != 0))
1908 return r;
1909
1910 if (!atomic) {
1911 r = amdgpu_bo_pin(abo, AMDGPU_GEM_DOMAIN_VRAM);
1912 if (unlikely(r != 0)) {
1913 amdgpu_bo_unreserve(abo);
1914 return -EINVAL;
1915 }
1916 }
1917 fb_location = amdgpu_bo_gpu_offset(abo);
1918
1919 amdgpu_bo_get_tiling_flags(abo, &tiling_flags);
1920 amdgpu_bo_unreserve(abo);
1921
1922 pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG);
1923
1924 switch (target_fb->format->format) {
1925 case DRM_FORMAT_C8:
1926 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 0);
1927 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1928 break;
1929 case DRM_FORMAT_XRGB4444:
1930 case DRM_FORMAT_ARGB4444:
1931 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1932 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 2);
1933#ifdef __BIG_ENDIAN
1934 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1935 ENDIAN_8IN16);
1936#endif
1937 break;
1938 case DRM_FORMAT_XRGB1555:
1939 case DRM_FORMAT_ARGB1555:
1940 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1941 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1942#ifdef __BIG_ENDIAN
1943 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1944 ENDIAN_8IN16);
1945#endif
1946 break;
1947 case DRM_FORMAT_BGRX5551:
1948 case DRM_FORMAT_BGRA5551:
1949 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1950 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 5);
1951#ifdef __BIG_ENDIAN
1952 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1953 ENDIAN_8IN16);
1954#endif
1955 break;
1956 case DRM_FORMAT_RGB565:
1957 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1958 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1959#ifdef __BIG_ENDIAN
1960 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1961 ENDIAN_8IN16);
1962#endif
1963 break;
1964 case DRM_FORMAT_XRGB8888:
1965 case DRM_FORMAT_ARGB8888:
1966 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1967 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1968#ifdef __BIG_ENDIAN
1969 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1970 ENDIAN_8IN32);
1971#endif
1972 break;
1973 case DRM_FORMAT_XRGB2101010:
1974 case DRM_FORMAT_ARGB2101010:
1975 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1976 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1977#ifdef __BIG_ENDIAN
1978 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1979 ENDIAN_8IN32);
1980#endif
1981 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1982 bypass_lut = true;
1983 break;
1984 case DRM_FORMAT_BGRX1010102:
1985 case DRM_FORMAT_BGRA1010102:
1986 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1987 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 4);
1988#ifdef __BIG_ENDIAN
1989 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1990 ENDIAN_8IN32);
1991#endif
1992 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1993 bypass_lut = true;
1994 break;
1995 case DRM_FORMAT_XBGR8888:
1996 case DRM_FORMAT_ABGR8888:
1997 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1998 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1999 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_RED_CROSSBAR, 2);
2000 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_BLUE_CROSSBAR, 2);
2001#ifdef __BIG_ENDIAN
2002 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
2003 ENDIAN_8IN32);
2004#endif
2005 break;
2006 default:
2007 DRM_ERROR("Unsupported screen format %s\n",
2008 drm_get_format_name(target_fb->format->format, &format_name));
2009 return -EINVAL;
2010 }
2011
2012 if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_2D_TILED_THIN1) {
2013 unsigned bankw, bankh, mtaspect, tile_split, num_banks;
2014
2015 bankw = AMDGPU_TILING_GET(tiling_flags, BANK_WIDTH);
2016 bankh = AMDGPU_TILING_GET(tiling_flags, BANK_HEIGHT);
2017 mtaspect = AMDGPU_TILING_GET(tiling_flags, MACRO_TILE_ASPECT);
2018 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT);
2019 num_banks = AMDGPU_TILING_GET(tiling_flags, NUM_BANKS);
2020
2021 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_NUM_BANKS, num_banks);
2022 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
2023 ARRAY_2D_TILED_THIN1);
2024 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_TILE_SPLIT,
2025 tile_split);
2026 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_WIDTH, bankw);
2027 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_HEIGHT, bankh);
2028 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MACRO_TILE_ASPECT,
2029 mtaspect);
2030 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MICRO_TILE_MODE,
2031 ADDR_SURF_MICRO_TILING_DISPLAY);
2032 } else if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_1D_TILED_THIN1) {
2033 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
2034 ARRAY_1D_TILED_THIN1);
2035 }
2036
2037 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_PIPE_CONFIG,
2038 pipe_config);
2039
2040 dce_v11_0_vga_enable(crtc, false);
2041
2042 /* Make sure surface address is updated at vertical blank rather than
2043 * horizontal blank
2044 */
2045 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
2046 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
2047 GRPH_SURFACE_UPDATE_H_RETRACE_EN, 0);
2048 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2049
2050 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2051 upper_32_bits(fb_location));
2052 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2053 upper_32_bits(fb_location));
2054 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2055 (u32)fb_location & GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK);
2056 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2057 (u32) fb_location & GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK);
2058 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
2059 WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc->crtc_offset, fb_swap);
2060
2061 /*
2062 * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT
2063 * for > 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to
2064 * retain the full precision throughout the pipeline.
2065 */
2066 tmp = RREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset);
2067 if (bypass_lut)
2068 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 1);
2069 else
2070 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 0);
2071 WREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset, tmp);
2072
2073 if (bypass_lut)
2074 DRM_DEBUG_KMS("Bypassing hardware LUT due to 10 bit fb scanout.\n");
2075
2076 WREG32(mmGRPH_SURFACE_OFFSET_X + amdgpu_crtc->crtc_offset, 0);
2077 WREG32(mmGRPH_SURFACE_OFFSET_Y + amdgpu_crtc->crtc_offset, 0);
2078 WREG32(mmGRPH_X_START + amdgpu_crtc->crtc_offset, 0);
2079 WREG32(mmGRPH_Y_START + amdgpu_crtc->crtc_offset, 0);
2080 WREG32(mmGRPH_X_END + amdgpu_crtc->crtc_offset, target_fb->width);
2081 WREG32(mmGRPH_Y_END + amdgpu_crtc->crtc_offset, target_fb->height);
2082
2083 fb_pitch_pixels = target_fb->pitches[0] / target_fb->format->cpp[0];
2084 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset, fb_pitch_pixels);
2085
2086 dce_v11_0_grph_enable(crtc, true);
2087
2088 WREG32(mmLB_DESKTOP_HEIGHT + amdgpu_crtc->crtc_offset,
2089 target_fb->height);
2090
2091 x &= ~3;
2092 y &= ~1;
2093 WREG32(mmVIEWPORT_START + amdgpu_crtc->crtc_offset,
2094 (x << 16) | y);
2095 viewport_w = crtc->mode.hdisplay;
2096 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
2097 WREG32(mmVIEWPORT_SIZE + amdgpu_crtc->crtc_offset,
2098 (viewport_w << 16) | viewport_h);
2099
2100 /* set pageflip to happen anywhere in vblank interval */
2101 WREG32(mmCRTC_MASTER_UPDATE_MODE + amdgpu_crtc->crtc_offset, 0);
2102
2103 if (!atomic && fb && fb != crtc->primary->fb) {
2104 abo = gem_to_amdgpu_bo(fb->obj[0]);
2105 r = amdgpu_bo_reserve(abo, true);
2106 if (unlikely(r != 0))
2107 return r;
2108 amdgpu_bo_unpin(abo);
2109 amdgpu_bo_unreserve(abo);
2110 }
2111
2112 /* Bytes per pixel may have changed */
2113 dce_v11_0_bandwidth_update(adev);
2114
2115 return 0;
2116}
2117
2118static void dce_v11_0_set_interleave(struct drm_crtc *crtc,
2119 struct drm_display_mode *mode)
2120{
2121 struct drm_device *dev = crtc->dev;
2122 struct amdgpu_device *adev = dev->dev_private;
2123 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2124 u32 tmp;
2125
2126 tmp = RREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset);
2127 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2128 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 1);
2129 else
2130 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 0);
2131 WREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset, tmp);
2132}
2133
2134static void dce_v11_0_crtc_load_lut(struct drm_crtc *crtc)
2135{
2136 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2137 struct drm_device *dev = crtc->dev;
2138 struct amdgpu_device *adev = dev->dev_private;
2139 u16 *r, *g, *b;
2140 int i;
2141 u32 tmp;
2142
2143 DRM_DEBUG_KMS("%d\n", amdgpu_crtc->crtc_id);
2144
2145 tmp = RREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2146 tmp = REG_SET_FIELD(tmp, INPUT_CSC_CONTROL, INPUT_CSC_GRPH_MODE, 0);
2147 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2148
2149 tmp = RREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset);
2150 tmp = REG_SET_FIELD(tmp, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_BYPASS, 1);
2151 WREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2152
2153 tmp = RREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2154 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0);
2155 WREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2156
2157 WREG32(mmDC_LUT_CONTROL + amdgpu_crtc->crtc_offset, 0);
2158
2159 WREG32(mmDC_LUT_BLACK_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0);
2160 WREG32(mmDC_LUT_BLACK_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0);
2161 WREG32(mmDC_LUT_BLACK_OFFSET_RED + amdgpu_crtc->crtc_offset, 0);
2162
2163 WREG32(mmDC_LUT_WHITE_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0xffff);
2164 WREG32(mmDC_LUT_WHITE_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0xffff);
2165 WREG32(mmDC_LUT_WHITE_OFFSET_RED + amdgpu_crtc->crtc_offset, 0xffff);
2166
2167 WREG32(mmDC_LUT_RW_MODE + amdgpu_crtc->crtc_offset, 0);
2168 WREG32(mmDC_LUT_WRITE_EN_MASK + amdgpu_crtc->crtc_offset, 0x00000007);
2169
2170 WREG32(mmDC_LUT_RW_INDEX + amdgpu_crtc->crtc_offset, 0);
2171 r = crtc->gamma_store;
2172 g = r + crtc->gamma_size;
2173 b = g + crtc->gamma_size;
2174 for (i = 0; i < 256; i++) {
2175 WREG32(mmDC_LUT_30_COLOR + amdgpu_crtc->crtc_offset,
2176 ((*r++ & 0xffc0) << 14) |
2177 ((*g++ & 0xffc0) << 4) |
2178 (*b++ >> 6));
2179 }
2180
2181 tmp = RREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2182 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, GRPH_DEGAMMA_MODE, 0);
2183 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR_DEGAMMA_MODE, 0);
2184 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR2_DEGAMMA_MODE, 0);
2185 WREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2186
2187 tmp = RREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset);
2188 tmp = REG_SET_FIELD(tmp, GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, 0);
2189 WREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2190
2191 tmp = RREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2192 tmp = REG_SET_FIELD(tmp, REGAMMA_CONTROL, GRPH_REGAMMA_MODE, 0);
2193 WREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2194
2195 tmp = RREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2196 tmp = REG_SET_FIELD(tmp, OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, 0);
2197 WREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2198
2199 /* XXX match this to the depth of the crtc fmt block, move to modeset? */
2200 WREG32(mmDENORM_CONTROL + amdgpu_crtc->crtc_offset, 0);
2201 /* XXX this only needs to be programmed once per crtc at startup,
2202 * not sure where the best place for it is
2203 */
2204 tmp = RREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset);
2205 tmp = REG_SET_FIELD(tmp, ALPHA_CONTROL, CURSOR_ALPHA_BLND_ENA, 1);
2206 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2207}
2208
2209static int dce_v11_0_pick_dig_encoder(struct drm_encoder *encoder)
2210{
2211 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
2212 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
2213
2214 switch (amdgpu_encoder->encoder_id) {
2215 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2216 if (dig->linkb)
2217 return 1;
2218 else
2219 return 0;
2220 break;
2221 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2222 if (dig->linkb)
2223 return 3;
2224 else
2225 return 2;
2226 break;
2227 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2228 if (dig->linkb)
2229 return 5;
2230 else
2231 return 4;
2232 break;
2233 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2234 return 6;
2235 break;
2236 default:
2237 DRM_ERROR("invalid encoder_id: 0x%x\n", amdgpu_encoder->encoder_id);
2238 return 0;
2239 }
2240}
2241
2242/**
2243 * dce_v11_0_pick_pll - Allocate a PPLL for use by the crtc.
2244 *
2245 * @crtc: drm crtc
2246 *
2247 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
2248 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
2249 * monitors a dedicated PPLL must be used. If a particular board has
2250 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
2251 * as there is no need to program the PLL itself. If we are not able to
2252 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
2253 * avoid messing up an existing monitor.
2254 *
2255 * Asic specific PLL information
2256 *
2257 * DCE 10.x
2258 * Tonga
2259 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
2260 * CI
2261 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
2262 *
2263 */
2264static u32 dce_v11_0_pick_pll(struct drm_crtc *crtc)
2265{
2266 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2267 struct drm_device *dev = crtc->dev;
2268 struct amdgpu_device *adev = dev->dev_private;
2269 u32 pll_in_use;
2270 int pll;
2271
2272 if ((adev->asic_type == CHIP_POLARIS10) ||
2273 (adev->asic_type == CHIP_POLARIS11) ||
2274 (adev->asic_type == CHIP_POLARIS12) ||
2275 (adev->asic_type == CHIP_VEGAM)) {
2276 struct amdgpu_encoder *amdgpu_encoder =
2277 to_amdgpu_encoder(amdgpu_crtc->encoder);
2278 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
2279
2280 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))
2281 return ATOM_DP_DTO;
2282
2283 switch (amdgpu_encoder->encoder_id) {
2284 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2285 if (dig->linkb)
2286 return ATOM_COMBOPHY_PLL1;
2287 else
2288 return ATOM_COMBOPHY_PLL0;
2289 break;
2290 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2291 if (dig->linkb)
2292 return ATOM_COMBOPHY_PLL3;
2293 else
2294 return ATOM_COMBOPHY_PLL2;
2295 break;
2296 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2297 if (dig->linkb)
2298 return ATOM_COMBOPHY_PLL5;
2299 else
2300 return ATOM_COMBOPHY_PLL4;
2301 break;
2302 default:
2303 DRM_ERROR("invalid encoder_id: 0x%x\n", amdgpu_encoder->encoder_id);
2304 return ATOM_PPLL_INVALID;
2305 }
2306 }
2307
2308 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder))) {
2309 if (adev->clock.dp_extclk)
2310 /* skip PPLL programming if using ext clock */
2311 return ATOM_PPLL_INVALID;
2312 else {
2313 /* use the same PPLL for all DP monitors */
2314 pll = amdgpu_pll_get_shared_dp_ppll(crtc);
2315 if (pll != ATOM_PPLL_INVALID)
2316 return pll;
2317 }
2318 } else {
2319 /* use the same PPLL for all monitors with the same clock */
2320 pll = amdgpu_pll_get_shared_nondp_ppll(crtc);
2321 if (pll != ATOM_PPLL_INVALID)
2322 return pll;
2323 }
2324
2325 /* XXX need to determine what plls are available on each DCE11 part */
2326 pll_in_use = amdgpu_pll_get_use_mask(crtc);
2327 if (adev->asic_type == CHIP_CARRIZO || adev->asic_type == CHIP_STONEY) {
2328 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2329 return ATOM_PPLL1;
2330 if (!(pll_in_use & (1 << ATOM_PPLL0)))
2331 return ATOM_PPLL0;
2332 DRM_ERROR("unable to allocate a PPLL\n");
2333 return ATOM_PPLL_INVALID;
2334 } else {
2335 if (!(pll_in_use & (1 << ATOM_PPLL2)))
2336 return ATOM_PPLL2;
2337 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2338 return ATOM_PPLL1;
2339 if (!(pll_in_use & (1 << ATOM_PPLL0)))
2340 return ATOM_PPLL0;
2341 DRM_ERROR("unable to allocate a PPLL\n");
2342 return ATOM_PPLL_INVALID;
2343 }
2344 return ATOM_PPLL_INVALID;
2345}
2346
2347static void dce_v11_0_lock_cursor(struct drm_crtc *crtc, bool lock)
2348{
2349 struct amdgpu_device *adev = crtc->dev->dev_private;
2350 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2351 uint32_t cur_lock;
2352
2353 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset);
2354 if (lock)
2355 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1);
2356 else
2357 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0);
2358 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock);
2359}
2360
2361static void dce_v11_0_hide_cursor(struct drm_crtc *crtc)
2362{
2363 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2364 struct amdgpu_device *adev = crtc->dev->dev_private;
2365 u32 tmp;
2366
2367 tmp = RREG32_IDX(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2368 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 0);
2369 WREG32_IDX(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2370}
2371
2372static void dce_v11_0_show_cursor(struct drm_crtc *crtc)
2373{
2374 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2375 struct amdgpu_device *adev = crtc->dev->dev_private;
2376 u32 tmp;
2377
2378 WREG32(mmCUR_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2379 upper_32_bits(amdgpu_crtc->cursor_addr));
2380 WREG32(mmCUR_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2381 lower_32_bits(amdgpu_crtc->cursor_addr));
2382
2383 tmp = RREG32_IDX(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2384 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 1);
2385 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_MODE, 2);
2386 WREG32_IDX(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2387}
2388
2389static int dce_v11_0_cursor_move_locked(struct drm_crtc *crtc,
2390 int x, int y)
2391{
2392 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2393 struct amdgpu_device *adev = crtc->dev->dev_private;
2394 int xorigin = 0, yorigin = 0;
2395
2396 amdgpu_crtc->cursor_x = x;
2397 amdgpu_crtc->cursor_y = y;
2398
2399 /* avivo cursor are offset into the total surface */
2400 x += crtc->x;
2401 y += crtc->y;
2402 DRM_DEBUG("x %d y %d c->x %d c->y %d\n", x, y, crtc->x, crtc->y);
2403
2404 if (x < 0) {
2405 xorigin = min(-x, amdgpu_crtc->max_cursor_width - 1);
2406 x = 0;
2407 }
2408 if (y < 0) {
2409 yorigin = min(-y, amdgpu_crtc->max_cursor_height - 1);
2410 y = 0;
2411 }
2412
2413 WREG32(mmCUR_POSITION + amdgpu_crtc->crtc_offset, (x << 16) | y);
2414 WREG32(mmCUR_HOT_SPOT + amdgpu_crtc->crtc_offset, (xorigin << 16) | yorigin);
2415 WREG32(mmCUR_SIZE + amdgpu_crtc->crtc_offset,
2416 ((amdgpu_crtc->cursor_width - 1) << 16) | (amdgpu_crtc->cursor_height - 1));
2417
2418 return 0;
2419}
2420
2421static int dce_v11_0_crtc_cursor_move(struct drm_crtc *crtc,
2422 int x, int y)
2423{
2424 int ret;
2425
2426 dce_v11_0_lock_cursor(crtc, true);
2427 ret = dce_v11_0_cursor_move_locked(crtc, x, y);
2428 dce_v11_0_lock_cursor(crtc, false);
2429
2430 return ret;
2431}
2432
2433static int dce_v11_0_crtc_cursor_set2(struct drm_crtc *crtc,
2434 struct drm_file *file_priv,
2435 uint32_t handle,
2436 uint32_t width,
2437 uint32_t height,
2438 int32_t hot_x,
2439 int32_t hot_y)
2440{
2441 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2442 struct drm_gem_object *obj;
2443 struct amdgpu_bo *aobj;
2444 int ret;
2445
2446 if (!handle) {
2447 /* turn off cursor */
2448 dce_v11_0_hide_cursor(crtc);
2449 obj = NULL;
2450 goto unpin;
2451 }
2452
2453 if ((width > amdgpu_crtc->max_cursor_width) ||
2454 (height > amdgpu_crtc->max_cursor_height)) {
2455 DRM_ERROR("bad cursor width or height %d x %d\n", width, height);
2456 return -EINVAL;
2457 }
2458
2459 obj = drm_gem_object_lookup(file_priv, handle);
2460 if (!obj) {
2461 DRM_ERROR("Cannot find cursor object %x for crtc %d\n", handle, amdgpu_crtc->crtc_id);
2462 return -ENOENT;
2463 }
2464
2465 aobj = gem_to_amdgpu_bo(obj);
2466 ret = amdgpu_bo_reserve(aobj, false);
2467 if (ret != 0) {
2468 drm_gem_object_put_unlocked(obj);
2469 return ret;
2470 }
2471
2472 ret = amdgpu_bo_pin(aobj, AMDGPU_GEM_DOMAIN_VRAM);
2473 amdgpu_bo_unreserve(aobj);
2474 if (ret) {
2475 DRM_ERROR("Failed to pin new cursor BO (%d)\n", ret);
2476 drm_gem_object_put_unlocked(obj);
2477 return ret;
2478 }
2479 amdgpu_crtc->cursor_addr = amdgpu_bo_gpu_offset(aobj);
2480
2481 dce_v11_0_lock_cursor(crtc, true);
2482
2483 if (width != amdgpu_crtc->cursor_width ||
2484 height != amdgpu_crtc->cursor_height ||
2485 hot_x != amdgpu_crtc->cursor_hot_x ||
2486 hot_y != amdgpu_crtc->cursor_hot_y) {
2487 int x, y;
2488
2489 x = amdgpu_crtc->cursor_x + amdgpu_crtc->cursor_hot_x - hot_x;
2490 y = amdgpu_crtc->cursor_y + amdgpu_crtc->cursor_hot_y - hot_y;
2491
2492 dce_v11_0_cursor_move_locked(crtc, x, y);
2493
2494 amdgpu_crtc->cursor_width = width;
2495 amdgpu_crtc->cursor_height = height;
2496 amdgpu_crtc->cursor_hot_x = hot_x;
2497 amdgpu_crtc->cursor_hot_y = hot_y;
2498 }
2499
2500 dce_v11_0_show_cursor(crtc);
2501 dce_v11_0_lock_cursor(crtc, false);
2502
2503unpin:
2504 if (amdgpu_crtc->cursor_bo) {
2505 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo);
2506 ret = amdgpu_bo_reserve(aobj, true);
2507 if (likely(ret == 0)) {
2508 amdgpu_bo_unpin(aobj);
2509 amdgpu_bo_unreserve(aobj);
2510 }
2511 drm_gem_object_put_unlocked(amdgpu_crtc->cursor_bo);
2512 }
2513
2514 amdgpu_crtc->cursor_bo = obj;
2515 return 0;
2516}
2517
2518static void dce_v11_0_cursor_reset(struct drm_crtc *crtc)
2519{
2520 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2521
2522 if (amdgpu_crtc->cursor_bo) {
2523 dce_v11_0_lock_cursor(crtc, true);
2524
2525 dce_v11_0_cursor_move_locked(crtc, amdgpu_crtc->cursor_x,
2526 amdgpu_crtc->cursor_y);
2527
2528 dce_v11_0_show_cursor(crtc);
2529
2530 dce_v11_0_lock_cursor(crtc, false);
2531 }
2532}
2533
2534static int dce_v11_0_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
2535 u16 *blue, uint32_t size,
2536 struct drm_modeset_acquire_ctx *ctx)
2537{
2538 dce_v11_0_crtc_load_lut(crtc);
2539
2540 return 0;
2541}
2542
2543static void dce_v11_0_crtc_destroy(struct drm_crtc *crtc)
2544{
2545 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2546
2547 drm_crtc_cleanup(crtc);
2548 kfree(amdgpu_crtc);
2549}
2550
2551static const struct drm_crtc_funcs dce_v11_0_crtc_funcs = {
2552 .cursor_set2 = dce_v11_0_crtc_cursor_set2,
2553 .cursor_move = dce_v11_0_crtc_cursor_move,
2554 .gamma_set = dce_v11_0_crtc_gamma_set,
2555 .set_config = amdgpu_display_crtc_set_config,
2556 .destroy = dce_v11_0_crtc_destroy,
2557 .page_flip_target = amdgpu_display_crtc_page_flip_target,
2558};
2559
2560static void dce_v11_0_crtc_dpms(struct drm_crtc *crtc, int mode)
2561{
2562 struct drm_device *dev = crtc->dev;
2563 struct amdgpu_device *adev = dev->dev_private;
2564 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2565 unsigned type;
2566
2567 switch (mode) {
2568 case DRM_MODE_DPMS_ON:
2569 amdgpu_crtc->enabled = true;
2570 amdgpu_atombios_crtc_enable(crtc, ATOM_ENABLE);
2571 dce_v11_0_vga_enable(crtc, true);
2572 amdgpu_atombios_crtc_blank(crtc, ATOM_DISABLE);
2573 dce_v11_0_vga_enable(crtc, false);
2574 /* Make sure VBLANK and PFLIP interrupts are still enabled */
2575 type = amdgpu_display_crtc_idx_to_irq_type(adev,
2576 amdgpu_crtc->crtc_id);
2577 amdgpu_irq_update(adev, &adev->crtc_irq, type);
2578 amdgpu_irq_update(adev, &adev->pageflip_irq, type);
2579 drm_crtc_vblank_on(crtc);
2580 dce_v11_0_crtc_load_lut(crtc);
2581 break;
2582 case DRM_MODE_DPMS_STANDBY:
2583 case DRM_MODE_DPMS_SUSPEND:
2584 case DRM_MODE_DPMS_OFF:
2585 drm_crtc_vblank_off(crtc);
2586 if (amdgpu_crtc->enabled) {
2587 dce_v11_0_vga_enable(crtc, true);
2588 amdgpu_atombios_crtc_blank(crtc, ATOM_ENABLE);
2589 dce_v11_0_vga_enable(crtc, false);
2590 }
2591 amdgpu_atombios_crtc_enable(crtc, ATOM_DISABLE);
2592 amdgpu_crtc->enabled = false;
2593 break;
2594 }
2595 /* adjust pm to dpms */
2596 amdgpu_pm_compute_clocks(adev);
2597}
2598
2599static void dce_v11_0_crtc_prepare(struct drm_crtc *crtc)
2600{
2601 /* disable crtc pair power gating before programming */
2602 amdgpu_atombios_crtc_powergate(crtc, ATOM_DISABLE);
2603 amdgpu_atombios_crtc_lock(crtc, ATOM_ENABLE);
2604 dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2605}
2606
2607static void dce_v11_0_crtc_commit(struct drm_crtc *crtc)
2608{
2609 dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
2610 amdgpu_atombios_crtc_lock(crtc, ATOM_DISABLE);
2611}
2612
2613static void dce_v11_0_crtc_disable(struct drm_crtc *crtc)
2614{
2615 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2616 struct drm_device *dev = crtc->dev;
2617 struct amdgpu_device *adev = dev->dev_private;
2618 struct amdgpu_atom_ss ss;
2619 int i;
2620
2621 dce_v11_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2622 if (crtc->primary->fb) {
2623 int r;
2624 struct amdgpu_bo *abo;
2625
2626 abo = gem_to_amdgpu_bo(crtc->primary->fb->obj[0]);
2627 r = amdgpu_bo_reserve(abo, true);
2628 if (unlikely(r))
2629 DRM_ERROR("failed to reserve abo before unpin\n");
2630 else {
2631 amdgpu_bo_unpin(abo);
2632 amdgpu_bo_unreserve(abo);
2633 }
2634 }
2635 /* disable the GRPH */
2636 dce_v11_0_grph_enable(crtc, false);
2637
2638 amdgpu_atombios_crtc_powergate(crtc, ATOM_ENABLE);
2639
2640 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2641 if (adev->mode_info.crtcs[i] &&
2642 adev->mode_info.crtcs[i]->enabled &&
2643 i != amdgpu_crtc->crtc_id &&
2644 amdgpu_crtc->pll_id == adev->mode_info.crtcs[i]->pll_id) {
2645 /* one other crtc is using this pll don't turn
2646 * off the pll
2647 */
2648 goto done;
2649 }
2650 }
2651
2652 switch (amdgpu_crtc->pll_id) {
2653 case ATOM_PPLL0:
2654 case ATOM_PPLL1:
2655 case ATOM_PPLL2:
2656 /* disable the ppll */
2657 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id, amdgpu_crtc->pll_id,
2658 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2659 break;
2660 case ATOM_COMBOPHY_PLL0:
2661 case ATOM_COMBOPHY_PLL1:
2662 case ATOM_COMBOPHY_PLL2:
2663 case ATOM_COMBOPHY_PLL3:
2664 case ATOM_COMBOPHY_PLL4:
2665 case ATOM_COMBOPHY_PLL5:
2666 /* disable the ppll */
2667 amdgpu_atombios_crtc_program_pll(crtc, ATOM_CRTC_INVALID, amdgpu_crtc->pll_id,
2668 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2669 break;
2670 default:
2671 break;
2672 }
2673done:
2674 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2675 amdgpu_crtc->adjusted_clock = 0;
2676 amdgpu_crtc->encoder = NULL;
2677 amdgpu_crtc->connector = NULL;
2678}
2679
2680static int dce_v11_0_crtc_mode_set(struct drm_crtc *crtc,
2681 struct drm_display_mode *mode,
2682 struct drm_display_mode *adjusted_mode,
2683 int x, int y, struct drm_framebuffer *old_fb)
2684{
2685 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2686 struct drm_device *dev = crtc->dev;
2687 struct amdgpu_device *adev = dev->dev_private;
2688
2689 if (!amdgpu_crtc->adjusted_clock)
2690 return -EINVAL;
2691
2692 if ((adev->asic_type == CHIP_POLARIS10) ||
2693 (adev->asic_type == CHIP_POLARIS11) ||
2694 (adev->asic_type == CHIP_POLARIS12) ||
2695 (adev->asic_type == CHIP_VEGAM)) {
2696 struct amdgpu_encoder *amdgpu_encoder =
2697 to_amdgpu_encoder(amdgpu_crtc->encoder);
2698 int encoder_mode =
2699 amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder);
2700
2701 /* SetPixelClock calculates the plls and ss values now */
2702 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id,
2703 amdgpu_crtc->pll_id,
2704 encoder_mode, amdgpu_encoder->encoder_id,
2705 adjusted_mode->clock, 0, 0, 0, 0,
2706 amdgpu_crtc->bpc, amdgpu_crtc->ss_enabled, &amdgpu_crtc->ss);
2707 } else {
2708 amdgpu_atombios_crtc_set_pll(crtc, adjusted_mode);
2709 }
2710 amdgpu_atombios_crtc_set_dtd_timing(crtc, adjusted_mode);
2711 dce_v11_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2712 amdgpu_atombios_crtc_overscan_setup(crtc, mode, adjusted_mode);
2713 amdgpu_atombios_crtc_scaler_setup(crtc);
2714 dce_v11_0_cursor_reset(crtc);
2715 /* update the hw version fpr dpm */
2716 amdgpu_crtc->hw_mode = *adjusted_mode;
2717
2718 return 0;
2719}
2720
2721static bool dce_v11_0_crtc_mode_fixup(struct drm_crtc *crtc,
2722 const struct drm_display_mode *mode,
2723 struct drm_display_mode *adjusted_mode)
2724{
2725 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2726 struct drm_device *dev = crtc->dev;
2727 struct drm_encoder *encoder;
2728
2729 /* assign the encoder to the amdgpu crtc to avoid repeated lookups later */
2730 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2731 if (encoder->crtc == crtc) {
2732 amdgpu_crtc->encoder = encoder;
2733 amdgpu_crtc->connector = amdgpu_get_connector_for_encoder(encoder);
2734 break;
2735 }
2736 }
2737 if ((amdgpu_crtc->encoder == NULL) || (amdgpu_crtc->connector == NULL)) {
2738 amdgpu_crtc->encoder = NULL;
2739 amdgpu_crtc->connector = NULL;
2740 return false;
2741 }
2742 if (!amdgpu_display_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
2743 return false;
2744 if (amdgpu_atombios_crtc_prepare_pll(crtc, adjusted_mode))
2745 return false;
2746 /* pick pll */
2747 amdgpu_crtc->pll_id = dce_v11_0_pick_pll(crtc);
2748 /* if we can't get a PPLL for a non-DP encoder, fail */
2749 if ((amdgpu_crtc->pll_id == ATOM_PPLL_INVALID) &&
2750 !ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))
2751 return false;
2752
2753 return true;
2754}
2755
2756static int dce_v11_0_crtc_set_base(struct drm_crtc *crtc, int x, int y,
2757 struct drm_framebuffer *old_fb)
2758{
2759 return dce_v11_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2760}
2761
2762static int dce_v11_0_crtc_set_base_atomic(struct drm_crtc *crtc,
2763 struct drm_framebuffer *fb,
2764 int x, int y, enum mode_set_atomic state)
2765{
2766 return dce_v11_0_crtc_do_set_base(crtc, fb, x, y, 1);
2767}
2768
2769static const struct drm_crtc_helper_funcs dce_v11_0_crtc_helper_funcs = {
2770 .dpms = dce_v11_0_crtc_dpms,
2771 .mode_fixup = dce_v11_0_crtc_mode_fixup,
2772 .mode_set = dce_v11_0_crtc_mode_set,
2773 .mode_set_base = dce_v11_0_crtc_set_base,
2774 .mode_set_base_atomic = dce_v11_0_crtc_set_base_atomic,
2775 .prepare = dce_v11_0_crtc_prepare,
2776 .commit = dce_v11_0_crtc_commit,
2777 .disable = dce_v11_0_crtc_disable,
2778};
2779
2780static int dce_v11_0_crtc_init(struct amdgpu_device *adev, int index)
2781{
2782 struct amdgpu_crtc *amdgpu_crtc;
2783
2784 amdgpu_crtc = kzalloc(sizeof(struct amdgpu_crtc) +
2785 (AMDGPUFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
2786 if (amdgpu_crtc == NULL)
2787 return -ENOMEM;
2788
2789 drm_crtc_init(adev->ddev, &amdgpu_crtc->base, &dce_v11_0_crtc_funcs);
2790
2791 drm_mode_crtc_set_gamma_size(&amdgpu_crtc->base, 256);
2792 amdgpu_crtc->crtc_id = index;
2793 adev->mode_info.crtcs[index] = amdgpu_crtc;
2794
2795 amdgpu_crtc->max_cursor_width = 128;
2796 amdgpu_crtc->max_cursor_height = 128;
2797 adev->ddev->mode_config.cursor_width = amdgpu_crtc->max_cursor_width;
2798 adev->ddev->mode_config.cursor_height = amdgpu_crtc->max_cursor_height;
2799
2800 switch (amdgpu_crtc->crtc_id) {
2801 case 0:
2802 default:
2803 amdgpu_crtc->crtc_offset = CRTC0_REGISTER_OFFSET;
2804 break;
2805 case 1:
2806 amdgpu_crtc->crtc_offset = CRTC1_REGISTER_OFFSET;
2807 break;
2808 case 2:
2809 amdgpu_crtc->crtc_offset = CRTC2_REGISTER_OFFSET;
2810 break;
2811 case 3:
2812 amdgpu_crtc->crtc_offset = CRTC3_REGISTER_OFFSET;
2813 break;
2814 case 4:
2815 amdgpu_crtc->crtc_offset = CRTC4_REGISTER_OFFSET;
2816 break;
2817 case 5:
2818 amdgpu_crtc->crtc_offset = CRTC5_REGISTER_OFFSET;
2819 break;
2820 }
2821
2822 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2823 amdgpu_crtc->adjusted_clock = 0;
2824 amdgpu_crtc->encoder = NULL;
2825 amdgpu_crtc->connector = NULL;
2826 drm_crtc_helper_add(&amdgpu_crtc->base, &dce_v11_0_crtc_helper_funcs);
2827
2828 return 0;
2829}
2830
2831static int dce_v11_0_early_init(void *handle)
2832{
2833 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2834
2835 adev->audio_endpt_rreg = &dce_v11_0_audio_endpt_rreg;
2836 adev->audio_endpt_wreg = &dce_v11_0_audio_endpt_wreg;
2837
2838 dce_v11_0_set_display_funcs(adev);
2839
2840 adev->mode_info.num_crtc = dce_v11_0_get_num_crtc(adev);
2841
2842 switch (adev->asic_type) {
2843 case CHIP_CARRIZO:
2844 adev->mode_info.num_hpd = 6;
2845 adev->mode_info.num_dig = 9;
2846 break;
2847 case CHIP_STONEY:
2848 adev->mode_info.num_hpd = 6;
2849 adev->mode_info.num_dig = 9;
2850 break;
2851 case CHIP_POLARIS10:
2852 case CHIP_VEGAM:
2853 adev->mode_info.num_hpd = 6;
2854 adev->mode_info.num_dig = 6;
2855 break;
2856 case CHIP_POLARIS11:
2857 case CHIP_POLARIS12:
2858 adev->mode_info.num_hpd = 5;
2859 adev->mode_info.num_dig = 5;
2860 break;
2861 default:
2862 /* FIXME: not supported yet */
2863 return -EINVAL;
2864 }
2865
2866 dce_v11_0_set_irq_funcs(adev);
2867
2868 return 0;
2869}
2870
2871static int dce_v11_0_sw_init(void *handle)
2872{
2873 int r, i;
2874 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2875
2876 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2877 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i + 1, &adev->crtc_irq);
2878 if (r)
2879 return r;
2880 }
2881
2882 for (i = VISLANDS30_IV_SRCID_D1_GRPH_PFLIP; i < 20; i += 2) {
2883 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i, &adev->pageflip_irq);
2884 if (r)
2885 return r;
2886 }
2887
2888 /* HPD hotplug */
2889 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_HOTPLUG_DETECT_A, &adev->hpd_irq);
2890 if (r)
2891 return r;
2892
2893 adev->ddev->mode_config.funcs = &amdgpu_mode_funcs;
2894
2895 adev->ddev->mode_config.async_page_flip = true;
2896
2897 adev->ddev->mode_config.max_width = 16384;
2898 adev->ddev->mode_config.max_height = 16384;
2899
2900 adev->ddev->mode_config.preferred_depth = 24;
2901 adev->ddev->mode_config.prefer_shadow = 1;
2902
2903 adev->ddev->mode_config.fb_base = adev->gmc.aper_base;
2904
2905 r = amdgpu_display_modeset_create_props(adev);
2906 if (r)
2907 return r;
2908
2909 adev->ddev->mode_config.max_width = 16384;
2910 adev->ddev->mode_config.max_height = 16384;
2911
2912
2913 /* allocate crtcs */
2914 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2915 r = dce_v11_0_crtc_init(adev, i);
2916 if (r)
2917 return r;
2918 }
2919
2920 if (amdgpu_atombios_get_connector_info_from_object_table(adev))
2921 amdgpu_display_print_display_setup(adev->ddev);
2922 else
2923 return -EINVAL;
2924
2925 /* setup afmt */
2926 r = dce_v11_0_afmt_init(adev);
2927 if (r)
2928 return r;
2929
2930 r = dce_v11_0_audio_init(adev);
2931 if (r)
2932 return r;
2933
2934 drm_kms_helper_poll_init(adev->ddev);
2935
2936 adev->mode_info.mode_config_initialized = true;
2937 return 0;
2938}
2939
2940static int dce_v11_0_sw_fini(void *handle)
2941{
2942 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2943
2944 kfree(adev->mode_info.bios_hardcoded_edid);
2945
2946 drm_kms_helper_poll_fini(adev->ddev);
2947
2948 dce_v11_0_audio_fini(adev);
2949
2950 dce_v11_0_afmt_fini(adev);
2951
2952 drm_mode_config_cleanup(adev->ddev);
2953 adev->mode_info.mode_config_initialized = false;
2954
2955 return 0;
2956}
2957
2958static int dce_v11_0_hw_init(void *handle)
2959{
2960 int i;
2961 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2962
2963 dce_v11_0_init_golden_registers(adev);
2964
2965 /* disable vga render */
2966 dce_v11_0_set_vga_render_state(adev, false);
2967 /* init dig PHYs, disp eng pll */
2968 amdgpu_atombios_crtc_powergate_init(adev);
2969 amdgpu_atombios_encoder_init_dig(adev);
2970 if ((adev->asic_type == CHIP_POLARIS10) ||
2971 (adev->asic_type == CHIP_POLARIS11) ||
2972 (adev->asic_type == CHIP_POLARIS12) ||
2973 (adev->asic_type == CHIP_VEGAM)) {
2974 amdgpu_atombios_crtc_set_dce_clock(adev, adev->clock.default_dispclk,
2975 DCE_CLOCK_TYPE_DISPCLK, ATOM_GCK_DFS);
2976 amdgpu_atombios_crtc_set_dce_clock(adev, 0,
2977 DCE_CLOCK_TYPE_DPREFCLK, ATOM_GCK_DFS);
2978 } else {
2979 amdgpu_atombios_crtc_set_disp_eng_pll(adev, adev->clock.default_dispclk);
2980 }
2981
2982 /* initialize hpd */
2983 dce_v11_0_hpd_init(adev);
2984
2985 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
2986 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
2987 }
2988
2989 dce_v11_0_pageflip_interrupt_init(adev);
2990
2991 return 0;
2992}
2993
2994static int dce_v11_0_hw_fini(void *handle)
2995{
2996 int i;
2997 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2998
2999 dce_v11_0_hpd_fini(adev);
3000
3001 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
3002 dce_v11_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
3003 }
3004
3005 dce_v11_0_pageflip_interrupt_fini(adev);
3006
3007 return 0;
3008}
3009
3010static int dce_v11_0_suspend(void *handle)
3011{
3012 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3013
3014 adev->mode_info.bl_level =
3015 amdgpu_atombios_encoder_get_backlight_level_from_reg(adev);
3016
3017 return dce_v11_0_hw_fini(handle);
3018}
3019
3020static int dce_v11_0_resume(void *handle)
3021{
3022 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3023 int ret;
3024
3025 amdgpu_atombios_encoder_set_backlight_level_to_reg(adev,
3026 adev->mode_info.bl_level);
3027
3028 ret = dce_v11_0_hw_init(handle);
3029
3030 /* turn on the BL */
3031 if (adev->mode_info.bl_encoder) {
3032 u8 bl_level = amdgpu_display_backlight_get_level(adev,
3033 adev->mode_info.bl_encoder);
3034 amdgpu_display_backlight_set_level(adev, adev->mode_info.bl_encoder,
3035 bl_level);
3036 }
3037
3038 return ret;
3039}
3040
3041static bool dce_v11_0_is_idle(void *handle)
3042{
3043 return true;
3044}
3045
3046static int dce_v11_0_wait_for_idle(void *handle)
3047{
3048 return 0;
3049}
3050
3051static int dce_v11_0_soft_reset(void *handle)
3052{
3053 u32 srbm_soft_reset = 0, tmp;
3054 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
3055
3056 if (dce_v11_0_is_display_hung(adev))
3057 srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_DC_MASK;
3058
3059 if (srbm_soft_reset) {
3060 tmp = RREG32(mmSRBM_SOFT_RESET);
3061 tmp |= srbm_soft_reset;
3062 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
3063 WREG32(mmSRBM_SOFT_RESET, tmp);
3064 tmp = RREG32(mmSRBM_SOFT_RESET);
3065
3066 udelay(50);
3067
3068 tmp &= ~srbm_soft_reset;
3069 WREG32(mmSRBM_SOFT_RESET, tmp);
3070 tmp = RREG32(mmSRBM_SOFT_RESET);
3071
3072 /* Wait a little for things to settle down */
3073 udelay(50);
3074 }
3075 return 0;
3076}
3077
3078static void dce_v11_0_set_crtc_vblank_interrupt_state(struct amdgpu_device *adev,
3079 int crtc,
3080 enum amdgpu_interrupt_state state)
3081{
3082 u32 lb_interrupt_mask;
3083
3084 if (crtc >= adev->mode_info.num_crtc) {
3085 DRM_DEBUG("invalid crtc %d\n", crtc);
3086 return;
3087 }
3088
3089 switch (state) {
3090 case AMDGPU_IRQ_STATE_DISABLE:
3091 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3092 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3093 VBLANK_INTERRUPT_MASK, 0);
3094 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3095 break;
3096 case AMDGPU_IRQ_STATE_ENABLE:
3097 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3098 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3099 VBLANK_INTERRUPT_MASK, 1);
3100 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3101 break;
3102 default:
3103 break;
3104 }
3105}
3106
3107static void dce_v11_0_set_crtc_vline_interrupt_state(struct amdgpu_device *adev,
3108 int crtc,
3109 enum amdgpu_interrupt_state state)
3110{
3111 u32 lb_interrupt_mask;
3112
3113 if (crtc >= adev->mode_info.num_crtc) {
3114 DRM_DEBUG("invalid crtc %d\n", crtc);
3115 return;
3116 }
3117
3118 switch (state) {
3119 case AMDGPU_IRQ_STATE_DISABLE:
3120 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3121 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3122 VLINE_INTERRUPT_MASK, 0);
3123 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3124 break;
3125 case AMDGPU_IRQ_STATE_ENABLE:
3126 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3127 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3128 VLINE_INTERRUPT_MASK, 1);
3129 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3130 break;
3131 default:
3132 break;
3133 }
3134}
3135
3136static int dce_v11_0_set_hpd_irq_state(struct amdgpu_device *adev,
3137 struct amdgpu_irq_src *source,
3138 unsigned hpd,
3139 enum amdgpu_interrupt_state state)
3140{
3141 u32 tmp;
3142
3143 if (hpd >= adev->mode_info.num_hpd) {
3144 DRM_DEBUG("invalid hdp %d\n", hpd);
3145 return 0;
3146 }
3147
3148 switch (state) {
3149 case AMDGPU_IRQ_STATE_DISABLE:
3150 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3151 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
3152 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3153 break;
3154 case AMDGPU_IRQ_STATE_ENABLE:
3155 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3156 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 1);
3157 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3158 break;
3159 default:
3160 break;
3161 }
3162
3163 return 0;
3164}
3165
3166static int dce_v11_0_set_crtc_irq_state(struct amdgpu_device *adev,
3167 struct amdgpu_irq_src *source,
3168 unsigned type,
3169 enum amdgpu_interrupt_state state)
3170{
3171 switch (type) {
3172 case AMDGPU_CRTC_IRQ_VBLANK1:
3173 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 0, state);
3174 break;
3175 case AMDGPU_CRTC_IRQ_VBLANK2:
3176 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 1, state);
3177 break;
3178 case AMDGPU_CRTC_IRQ_VBLANK3:
3179 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 2, state);
3180 break;
3181 case AMDGPU_CRTC_IRQ_VBLANK4:
3182 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 3, state);
3183 break;
3184 case AMDGPU_CRTC_IRQ_VBLANK5:
3185 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 4, state);
3186 break;
3187 case AMDGPU_CRTC_IRQ_VBLANK6:
3188 dce_v11_0_set_crtc_vblank_interrupt_state(adev, 5, state);
3189 break;
3190 case AMDGPU_CRTC_IRQ_VLINE1:
3191 dce_v11_0_set_crtc_vline_interrupt_state(adev, 0, state);
3192 break;
3193 case AMDGPU_CRTC_IRQ_VLINE2:
3194 dce_v11_0_set_crtc_vline_interrupt_state(adev, 1, state);
3195 break;
3196 case AMDGPU_CRTC_IRQ_VLINE3:
3197 dce_v11_0_set_crtc_vline_interrupt_state(adev, 2, state);
3198 break;
3199 case AMDGPU_CRTC_IRQ_VLINE4:
3200 dce_v11_0_set_crtc_vline_interrupt_state(adev, 3, state);
3201 break;
3202 case AMDGPU_CRTC_IRQ_VLINE5:
3203 dce_v11_0_set_crtc_vline_interrupt_state(adev, 4, state);
3204 break;
3205 case AMDGPU_CRTC_IRQ_VLINE6:
3206 dce_v11_0_set_crtc_vline_interrupt_state(adev, 5, state);
3207 break;
3208 default:
3209 break;
3210 }
3211 return 0;
3212}
3213
3214static int dce_v11_0_set_pageflip_irq_state(struct amdgpu_device *adev,
3215 struct amdgpu_irq_src *src,
3216 unsigned type,
3217 enum amdgpu_interrupt_state state)
3218{
3219 u32 reg;
3220
3221 if (type >= adev->mode_info.num_crtc) {
3222 DRM_ERROR("invalid pageflip crtc %d\n", type);
3223 return -EINVAL;
3224 }
3225
3226 reg = RREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type]);
3227 if (state == AMDGPU_IRQ_STATE_DISABLE)
3228 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3229 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3230 else
3231 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3232 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3233
3234 return 0;
3235}
3236
3237static int dce_v11_0_pageflip_irq(struct amdgpu_device *adev,
3238 struct amdgpu_irq_src *source,
3239 struct amdgpu_iv_entry *entry)
3240{
3241 unsigned long flags;
3242 unsigned crtc_id;
3243 struct amdgpu_crtc *amdgpu_crtc;
3244 struct amdgpu_flip_work *works;
3245
3246 crtc_id = (entry->src_id - 8) >> 1;
3247 amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
3248
3249 if (crtc_id >= adev->mode_info.num_crtc) {
3250 DRM_ERROR("invalid pageflip crtc %d\n", crtc_id);
3251 return -EINVAL;
3252 }
3253
3254 if (RREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id]) &
3255 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK)
3256 WREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id],
3257 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK);
3258
3259 /* IRQ could occur when in initial stage */
3260 if(amdgpu_crtc == NULL)
3261 return 0;
3262
3263 spin_lock_irqsave(&adev->ddev->event_lock, flags);
3264 works = amdgpu_crtc->pflip_works;
3265 if (amdgpu_crtc->pflip_status != AMDGPU_FLIP_SUBMITTED){
3266 DRM_DEBUG_DRIVER("amdgpu_crtc->pflip_status = %d != "
3267 "AMDGPU_FLIP_SUBMITTED(%d)\n",
3268 amdgpu_crtc->pflip_status,
3269 AMDGPU_FLIP_SUBMITTED);
3270 spin_unlock_irqrestore(&adev->ddev->event_lock, flags);
3271 return 0;
3272 }
3273
3274 /* page flip completed. clean up */
3275 amdgpu_crtc->pflip_status = AMDGPU_FLIP_NONE;
3276 amdgpu_crtc->pflip_works = NULL;
3277
3278 /* wakeup usersapce */
3279 if(works->event)
3280 drm_crtc_send_vblank_event(&amdgpu_crtc->base, works->event);
3281
3282 spin_unlock_irqrestore(&adev->ddev->event_lock, flags);
3283
3284 drm_crtc_vblank_put(&amdgpu_crtc->base);
3285 schedule_work(&works->unpin_work);
3286
3287 return 0;
3288}
3289
3290static void dce_v11_0_hpd_int_ack(struct amdgpu_device *adev,
3291 int hpd)
3292{
3293 u32 tmp;
3294
3295 if (hpd >= adev->mode_info.num_hpd) {
3296 DRM_DEBUG("invalid hdp %d\n", hpd);
3297 return;
3298 }
3299
3300 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3301 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_ACK, 1);
3302 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3303}
3304
3305static void dce_v11_0_crtc_vblank_int_ack(struct amdgpu_device *adev,
3306 int crtc)
3307{
3308 u32 tmp;
3309
3310 if (crtc < 0 || crtc >= adev->mode_info.num_crtc) {
3311 DRM_DEBUG("invalid crtc %d\n", crtc);
3312 return;
3313 }
3314
3315 tmp = RREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc]);
3316 tmp = REG_SET_FIELD(tmp, LB_VBLANK_STATUS, VBLANK_ACK, 1);
3317 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], tmp);
3318}
3319
3320static void dce_v11_0_crtc_vline_int_ack(struct amdgpu_device *adev,
3321 int crtc)
3322{
3323 u32 tmp;
3324
3325 if (crtc < 0 || crtc >= adev->mode_info.num_crtc) {
3326 DRM_DEBUG("invalid crtc %d\n", crtc);
3327 return;
3328 }
3329
3330 tmp = RREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc]);
3331 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1);
3332 WREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc], tmp);
3333}
3334
3335static int dce_v11_0_crtc_irq(struct amdgpu_device *adev,
3336 struct amdgpu_irq_src *source,
3337 struct amdgpu_iv_entry *entry)
3338{
3339 unsigned crtc = entry->src_id - 1;
3340 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg);
3341 unsigned int irq_type = amdgpu_display_crtc_idx_to_irq_type(adev,
3342 crtc);
3343
3344 switch (entry->src_data[0]) {
3345 case 0: /* vblank */
3346 if (disp_int & interrupt_status_offsets[crtc].vblank)
3347 dce_v11_0_crtc_vblank_int_ack(adev, crtc);
3348 else
3349 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3350
3351 if (amdgpu_irq_enabled(adev, source, irq_type)) {
3352 drm_handle_vblank(adev->ddev, crtc);
3353 }
3354 DRM_DEBUG("IH: D%d vblank\n", crtc + 1);
3355
3356 break;
3357 case 1: /* vline */
3358 if (disp_int & interrupt_status_offsets[crtc].vline)
3359 dce_v11_0_crtc_vline_int_ack(adev, crtc);
3360 else
3361 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3362
3363 DRM_DEBUG("IH: D%d vline\n", crtc + 1);
3364
3365 break;
3366 default:
3367 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3368 break;
3369 }
3370
3371 return 0;
3372}
3373
3374static int dce_v11_0_hpd_irq(struct amdgpu_device *adev,
3375 struct amdgpu_irq_src *source,
3376 struct amdgpu_iv_entry *entry)
3377{
3378 uint32_t disp_int, mask;
3379 unsigned hpd;
3380
3381 if (entry->src_data[0] >= adev->mode_info.num_hpd) {
3382 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3383 return 0;
3384 }
3385
3386 hpd = entry->src_data[0];
3387 disp_int = RREG32(interrupt_status_offsets[hpd].reg);
3388 mask = interrupt_status_offsets[hpd].hpd;
3389
3390 if (disp_int & mask) {
3391 dce_v11_0_hpd_int_ack(adev, hpd);
3392 schedule_work(&adev->hotplug_work);
3393 DRM_DEBUG("IH: HPD%d\n", hpd + 1);
3394 }
3395
3396 return 0;
3397}
3398
3399static int dce_v11_0_set_clockgating_state(void *handle,
3400 enum amd_clockgating_state state)
3401{
3402 return 0;
3403}
3404
3405static int dce_v11_0_set_powergating_state(void *handle,
3406 enum amd_powergating_state state)
3407{
3408 return 0;
3409}
3410
3411static const struct amd_ip_funcs dce_v11_0_ip_funcs = {
3412 .name = "dce_v11_0",
3413 .early_init = dce_v11_0_early_init,
3414 .late_init = NULL,
3415 .sw_init = dce_v11_0_sw_init,
3416 .sw_fini = dce_v11_0_sw_fini,
3417 .hw_init = dce_v11_0_hw_init,
3418 .hw_fini = dce_v11_0_hw_fini,
3419 .suspend = dce_v11_0_suspend,
3420 .resume = dce_v11_0_resume,
3421 .is_idle = dce_v11_0_is_idle,
3422 .wait_for_idle = dce_v11_0_wait_for_idle,
3423 .soft_reset = dce_v11_0_soft_reset,
3424 .set_clockgating_state = dce_v11_0_set_clockgating_state,
3425 .set_powergating_state = dce_v11_0_set_powergating_state,
3426};
3427
3428static void
3429dce_v11_0_encoder_mode_set(struct drm_encoder *encoder,
3430 struct drm_display_mode *mode,
3431 struct drm_display_mode *adjusted_mode)
3432{
3433 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3434
3435 amdgpu_encoder->pixel_clock = adjusted_mode->clock;
3436
3437 /* need to call this here rather than in prepare() since we need some crtc info */
3438 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3439
3440 /* set scaler clears this on some chips */
3441 dce_v11_0_set_interleave(encoder->crtc, mode);
3442
3443 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) {
3444 dce_v11_0_afmt_enable(encoder, true);
3445 dce_v11_0_afmt_setmode(encoder, adjusted_mode);
3446 }
3447}
3448
3449static void dce_v11_0_encoder_prepare(struct drm_encoder *encoder)
3450{
3451 struct amdgpu_device *adev = encoder->dev->dev_private;
3452 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3453 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
3454
3455 if ((amdgpu_encoder->active_device &
3456 (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
3457 (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) !=
3458 ENCODER_OBJECT_ID_NONE)) {
3459 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
3460 if (dig) {
3461 dig->dig_encoder = dce_v11_0_pick_dig_encoder(encoder);
3462 if (amdgpu_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT)
3463 dig->afmt = adev->mode_info.afmt[dig->dig_encoder];
3464 }
3465 }
3466
3467 amdgpu_atombios_scratch_regs_lock(adev, true);
3468
3469 if (connector) {
3470 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
3471
3472 /* select the clock/data port if it uses a router */
3473 if (amdgpu_connector->router.cd_valid)
3474 amdgpu_i2c_router_select_cd_port(amdgpu_connector);
3475
3476 /* turn eDP panel on for mode set */
3477 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
3478 amdgpu_atombios_encoder_set_edp_panel_power(connector,
3479 ATOM_TRANSMITTER_ACTION_POWER_ON);
3480 }
3481
3482 /* this is needed for the pll/ss setup to work correctly in some cases */
3483 amdgpu_atombios_encoder_set_crtc_source(encoder);
3484 /* set up the FMT blocks */
3485 dce_v11_0_program_fmt(encoder);
3486}
3487
3488static void dce_v11_0_encoder_commit(struct drm_encoder *encoder)
3489{
3490 struct drm_device *dev = encoder->dev;
3491 struct amdgpu_device *adev = dev->dev_private;
3492
3493 /* need to call this here as we need the crtc set up */
3494 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_ON);
3495 amdgpu_atombios_scratch_regs_lock(adev, false);
3496}
3497
3498static void dce_v11_0_encoder_disable(struct drm_encoder *encoder)
3499{
3500 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3501 struct amdgpu_encoder_atom_dig *dig;
3502
3503 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3504
3505 if (amdgpu_atombios_encoder_is_digital(encoder)) {
3506 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)
3507 dce_v11_0_afmt_enable(encoder, false);
3508 dig = amdgpu_encoder->enc_priv;
3509 dig->dig_encoder = -1;
3510 }
3511 amdgpu_encoder->active_device = 0;
3512}
3513
3514/* these are handled by the primary encoders */
3515static void dce_v11_0_ext_prepare(struct drm_encoder *encoder)
3516{
3517
3518}
3519
3520static void dce_v11_0_ext_commit(struct drm_encoder *encoder)
3521{
3522
3523}
3524
3525static void
3526dce_v11_0_ext_mode_set(struct drm_encoder *encoder,
3527 struct drm_display_mode *mode,
3528 struct drm_display_mode *adjusted_mode)
3529{
3530
3531}
3532
3533static void dce_v11_0_ext_disable(struct drm_encoder *encoder)
3534{
3535
3536}
3537
3538static void
3539dce_v11_0_ext_dpms(struct drm_encoder *encoder, int mode)
3540{
3541
3542}
3543
3544static const struct drm_encoder_helper_funcs dce_v11_0_ext_helper_funcs = {
3545 .dpms = dce_v11_0_ext_dpms,
3546 .prepare = dce_v11_0_ext_prepare,
3547 .mode_set = dce_v11_0_ext_mode_set,
3548 .commit = dce_v11_0_ext_commit,
3549 .disable = dce_v11_0_ext_disable,
3550 /* no detect for TMDS/LVDS yet */
3551};
3552
3553static const struct drm_encoder_helper_funcs dce_v11_0_dig_helper_funcs = {
3554 .dpms = amdgpu_atombios_encoder_dpms,
3555 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3556 .prepare = dce_v11_0_encoder_prepare,
3557 .mode_set = dce_v11_0_encoder_mode_set,
3558 .commit = dce_v11_0_encoder_commit,
3559 .disable = dce_v11_0_encoder_disable,
3560 .detect = amdgpu_atombios_encoder_dig_detect,
3561};
3562
3563static const struct drm_encoder_helper_funcs dce_v11_0_dac_helper_funcs = {
3564 .dpms = amdgpu_atombios_encoder_dpms,
3565 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3566 .prepare = dce_v11_0_encoder_prepare,
3567 .mode_set = dce_v11_0_encoder_mode_set,
3568 .commit = dce_v11_0_encoder_commit,
3569 .detect = amdgpu_atombios_encoder_dac_detect,
3570};
3571
3572static void dce_v11_0_encoder_destroy(struct drm_encoder *encoder)
3573{
3574 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3575 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3576 amdgpu_atombios_encoder_fini_backlight(amdgpu_encoder);
3577 kfree(amdgpu_encoder->enc_priv);
3578 drm_encoder_cleanup(encoder);
3579 kfree(amdgpu_encoder);
3580}
3581
3582static const struct drm_encoder_funcs dce_v11_0_encoder_funcs = {
3583 .destroy = dce_v11_0_encoder_destroy,
3584};
3585
3586static void dce_v11_0_encoder_add(struct amdgpu_device *adev,
3587 uint32_t encoder_enum,
3588 uint32_t supported_device,
3589 u16 caps)
3590{
3591 struct drm_device *dev = adev->ddev;
3592 struct drm_encoder *encoder;
3593 struct amdgpu_encoder *amdgpu_encoder;
3594
3595 /* see if we already added it */
3596 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
3597 amdgpu_encoder = to_amdgpu_encoder(encoder);
3598 if (amdgpu_encoder->encoder_enum == encoder_enum) {
3599 amdgpu_encoder->devices |= supported_device;
3600 return;
3601 }
3602
3603 }
3604
3605 /* add a new one */
3606 amdgpu_encoder = kzalloc(sizeof(struct amdgpu_encoder), GFP_KERNEL);
3607 if (!amdgpu_encoder)
3608 return;
3609
3610 encoder = &amdgpu_encoder->base;
3611 switch (adev->mode_info.num_crtc) {
3612 case 1:
3613 encoder->possible_crtcs = 0x1;
3614 break;
3615 case 2:
3616 default:
3617 encoder->possible_crtcs = 0x3;
3618 break;
3619 case 3:
3620 encoder->possible_crtcs = 0x7;
3621 break;
3622 case 4:
3623 encoder->possible_crtcs = 0xf;
3624 break;
3625 case 5:
3626 encoder->possible_crtcs = 0x1f;
3627 break;
3628 case 6:
3629 encoder->possible_crtcs = 0x3f;
3630 break;
3631 }
3632
3633 amdgpu_encoder->enc_priv = NULL;
3634
3635 amdgpu_encoder->encoder_enum = encoder_enum;
3636 amdgpu_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
3637 amdgpu_encoder->devices = supported_device;
3638 amdgpu_encoder->rmx_type = RMX_OFF;
3639 amdgpu_encoder->underscan_type = UNDERSCAN_OFF;
3640 amdgpu_encoder->is_ext_encoder = false;
3641 amdgpu_encoder->caps = caps;
3642
3643 switch (amdgpu_encoder->encoder_id) {
3644 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
3645 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
3646 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3647 DRM_MODE_ENCODER_DAC, NULL);
3648 drm_encoder_helper_add(encoder, &dce_v11_0_dac_helper_funcs);
3649 break;
3650 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
3651 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
3652 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
3653 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
3654 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3655 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
3656 amdgpu_encoder->rmx_type = RMX_FULL;
3657 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3658 DRM_MODE_ENCODER_LVDS, NULL);
3659 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_lcd_info(amdgpu_encoder);
3660 } else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
3661 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3662 DRM_MODE_ENCODER_DAC, NULL);
3663 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3664 } else {
3665 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3666 DRM_MODE_ENCODER_TMDS, NULL);
3667 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3668 }
3669 drm_encoder_helper_add(encoder, &dce_v11_0_dig_helper_funcs);
3670 break;
3671 case ENCODER_OBJECT_ID_SI170B:
3672 case ENCODER_OBJECT_ID_CH7303:
3673 case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:
3674 case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:
3675 case ENCODER_OBJECT_ID_TITFP513:
3676 case ENCODER_OBJECT_ID_VT1623:
3677 case ENCODER_OBJECT_ID_HDMI_SI1930:
3678 case ENCODER_OBJECT_ID_TRAVIS:
3679 case ENCODER_OBJECT_ID_NUTMEG:
3680 /* these are handled by the primary encoders */
3681 amdgpu_encoder->is_ext_encoder = true;
3682 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3683 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3684 DRM_MODE_ENCODER_LVDS, NULL);
3685 else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT))
3686 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3687 DRM_MODE_ENCODER_DAC, NULL);
3688 else
3689 drm_encoder_init(dev, encoder, &dce_v11_0_encoder_funcs,
3690 DRM_MODE_ENCODER_TMDS, NULL);
3691 drm_encoder_helper_add(encoder, &dce_v11_0_ext_helper_funcs);
3692 break;
3693 }
3694}
3695
3696static const struct amdgpu_display_funcs dce_v11_0_display_funcs = {
3697 .bandwidth_update = &dce_v11_0_bandwidth_update,
3698 .vblank_get_counter = &dce_v11_0_vblank_get_counter,
3699 .backlight_set_level = &amdgpu_atombios_encoder_set_backlight_level,
3700 .backlight_get_level = &amdgpu_atombios_encoder_get_backlight_level,
3701 .hpd_sense = &dce_v11_0_hpd_sense,
3702 .hpd_set_polarity = &dce_v11_0_hpd_set_polarity,
3703 .hpd_get_gpio_reg = &dce_v11_0_hpd_get_gpio_reg,
3704 .page_flip = &dce_v11_0_page_flip,
3705 .page_flip_get_scanoutpos = &dce_v11_0_crtc_get_scanoutpos,
3706 .add_encoder = &dce_v11_0_encoder_add,
3707 .add_connector = &amdgpu_connector_add,
3708};
3709
3710static void dce_v11_0_set_display_funcs(struct amdgpu_device *adev)
3711{
3712 adev->mode_info.funcs = &dce_v11_0_display_funcs;
3713}
3714
3715static const struct amdgpu_irq_src_funcs dce_v11_0_crtc_irq_funcs = {
3716 .set = dce_v11_0_set_crtc_irq_state,
3717 .process = dce_v11_0_crtc_irq,
3718};
3719
3720static const struct amdgpu_irq_src_funcs dce_v11_0_pageflip_irq_funcs = {
3721 .set = dce_v11_0_set_pageflip_irq_state,
3722 .process = dce_v11_0_pageflip_irq,
3723};
3724
3725static const struct amdgpu_irq_src_funcs dce_v11_0_hpd_irq_funcs = {
3726 .set = dce_v11_0_set_hpd_irq_state,
3727 .process = dce_v11_0_hpd_irq,
3728};
3729
3730static void dce_v11_0_set_irq_funcs(struct amdgpu_device *adev)
3731{
3732 if (adev->mode_info.num_crtc > 0)
3733 adev->crtc_irq.num_types = AMDGPU_CRTC_IRQ_VLINE1 + adev->mode_info.num_crtc;
3734 else
3735 adev->crtc_irq.num_types = 0;
3736 adev->crtc_irq.funcs = &dce_v11_0_crtc_irq_funcs;
3737
3738 adev->pageflip_irq.num_types = adev->mode_info.num_crtc;
3739 adev->pageflip_irq.funcs = &dce_v11_0_pageflip_irq_funcs;
3740
3741 adev->hpd_irq.num_types = adev->mode_info.num_hpd;
3742 adev->hpd_irq.funcs = &dce_v11_0_hpd_irq_funcs;
3743}
3744
3745const struct amdgpu_ip_block_version dce_v11_0_ip_block =
3746{
3747 .type = AMD_IP_BLOCK_TYPE_DCE,
3748 .major = 11,
3749 .minor = 0,
3750 .rev = 0,
3751 .funcs = &dce_v11_0_ip_funcs,
3752};
3753
3754const struct amdgpu_ip_block_version dce_v11_2_ip_block =
3755{
3756 .type = AMD_IP_BLOCK_TYPE_DCE,
3757 .major = 11,
3758 .minor = 2,
3759 .rev = 0,
3760 .funcs = &dce_v11_0_ip_funcs,
3761};