Linux Audio

Check our new training course

Linux debugging, profiling, tracing and performance analysis training

Apr 14-17, 2025
Register
Loading...
v6.2
  1# SPDX-License-Identifier: GPL-2.0-only
  2menu "IRQ subsystem"
  3# Options selectable by the architecture code
  4
  5# Make sparse irq Kconfig switch below available
  6config MAY_HAVE_SPARSE_IRQ
  7       bool
  8
  9# Legacy support, required for itanic
 10config GENERIC_IRQ_LEGACY
 11       bool
 12
 13# Enable the generic irq autoprobe mechanism
 14config GENERIC_IRQ_PROBE
 15	bool
 16
 17# Use the generic /proc/interrupts implementation
 18config GENERIC_IRQ_SHOW
 19       bool
 20
 21# Print level/edge extra information
 22config GENERIC_IRQ_SHOW_LEVEL
 23       bool
 24
 25# Supports effective affinity mask
 26config GENERIC_IRQ_EFFECTIVE_AFF_MASK
 27       depends on SMP
 28       bool
 29
 30# Support for delayed migration from interrupt context
 31config GENERIC_PENDING_IRQ
 32	bool
 33
 34# Support for generic irq migrating off cpu before the cpu is offline.
 35config GENERIC_IRQ_MIGRATION
 36	bool
 37
 38# Alpha specific irq affinity mechanism
 39config AUTO_IRQ_AFFINITY
 40       bool
 41
 42# Interrupt injection mechanism
 43config GENERIC_IRQ_INJECTION
 44	bool
 45
 46# Tasklet based software resend for pending interrupts on enable_irq()
 47config HARDIRQS_SW_RESEND
 48       bool
 49
 50# Edge style eoi based handler (cell)
 51config IRQ_EDGE_EOI_HANDLER
 52       bool
 53
 54# Generic configurable interrupt chip implementation
 55config GENERIC_IRQ_CHIP
 56       bool
 57       select IRQ_DOMAIN
 58
 59# Generic irq_domain hw <--> linux irq number translation
 60config IRQ_DOMAIN
 61	bool
 62
 63# Support for simulated interrupts
 64config IRQ_SIM
 65	bool
 66	select IRQ_WORK
 67	select IRQ_DOMAIN
 68
 69# Support for hierarchical irq domains
 70config IRQ_DOMAIN_HIERARCHY
 71	bool
 72	select IRQ_DOMAIN
 73
 74# Support for obsolete non-mapping irq domains
 75config IRQ_DOMAIN_NOMAP
 76	bool
 77	select IRQ_DOMAIN
 78
 79# Support for hierarchical fasteoi+edge and fasteoi+level handlers
 80config IRQ_FASTEOI_HIERARCHY_HANDLERS
 81	bool
 82
 83# Generic IRQ IPI support
 84config GENERIC_IRQ_IPI
 85	bool
 86	depends on SMP
 87	select IRQ_DOMAIN_HIERARCHY
 88
 89# Generic MSI hierarchical interrupt domain support
 90config GENERIC_MSI_IRQ
 91	bool
 
 
 
 
 92	select IRQ_DOMAIN_HIERARCHY
 
 93
 94config IRQ_MSI_IOMMU
 95	bool
 96
 
 
 
 97config IRQ_TIMINGS
 98	bool
 99
100config GENERIC_IRQ_MATRIX_ALLOCATOR
101	bool
102
103config GENERIC_IRQ_RESERVATION_MODE
104	bool
105
106# Support forced irq threading
107config IRQ_FORCED_THREADING
108       bool
109
110config SPARSE_IRQ
111	bool "Support sparse irq numbering" if MAY_HAVE_SPARSE_IRQ
112	help
113
114	  Sparse irq numbering is useful for distro kernels that want
115	  to define a high CONFIG_NR_CPUS value but still want to have
116	  low kernel memory footprint on smaller machines.
117
118	  ( Sparse irqs can also be beneficial on NUMA boxes, as they spread
119	    out the interrupt descriptors in a more NUMA-friendly way. )
120
121	  If you don't know what to do here, say N.
122
123config GENERIC_IRQ_DEBUGFS
124	bool "Expose irq internals in debugfs"
125	depends on DEBUG_FS
126	select GENERIC_IRQ_INJECTION
127	default n
128	help
129
130	  Exposes internal state information through debugfs. Mostly for
131	  developers and debugging of hard to diagnose interrupt problems.
132
133	  If you don't know what to do here, say N.
134
135endmenu
136
137config GENERIC_IRQ_MULTI_HANDLER
138	bool
139	help
140	  Allow to specify the low level IRQ handler at run time.
141
142# Cavium Octeon is the last system to use this deprecated option
143# Do not even think of enabling this on any new platform
144config DEPRECATED_IRQ_CPU_ONOFFLINE
145	bool
146	depends on CAVIUM_OCTEON_SOC
147	default CAVIUM_OCTEON_SOC
v5.14.15
  1# SPDX-License-Identifier: GPL-2.0-only
  2menu "IRQ subsystem"
  3# Options selectable by the architecture code
  4
  5# Make sparse irq Kconfig switch below available
  6config MAY_HAVE_SPARSE_IRQ
  7       bool
  8
  9# Legacy support, required for itanic
 10config GENERIC_IRQ_LEGACY
 11       bool
 12
 13# Enable the generic irq autoprobe mechanism
 14config GENERIC_IRQ_PROBE
 15	bool
 16
 17# Use the generic /proc/interrupts implementation
 18config GENERIC_IRQ_SHOW
 19       bool
 20
 21# Print level/edge extra information
 22config GENERIC_IRQ_SHOW_LEVEL
 23       bool
 24
 25# Supports effective affinity mask
 26config GENERIC_IRQ_EFFECTIVE_AFF_MASK
 
 27       bool
 28
 29# Support for delayed migration from interrupt context
 30config GENERIC_PENDING_IRQ
 31	bool
 32
 33# Support for generic irq migrating off cpu before the cpu is offline.
 34config GENERIC_IRQ_MIGRATION
 35	bool
 36
 37# Alpha specific irq affinity mechanism
 38config AUTO_IRQ_AFFINITY
 39       bool
 40
 41# Interrupt injection mechanism
 42config GENERIC_IRQ_INJECTION
 43	bool
 44
 45# Tasklet based software resend for pending interrupts on enable_irq()
 46config HARDIRQS_SW_RESEND
 47       bool
 48
 49# Edge style eoi based handler (cell)
 50config IRQ_EDGE_EOI_HANDLER
 51       bool
 52
 53# Generic configurable interrupt chip implementation
 54config GENERIC_IRQ_CHIP
 55       bool
 56       select IRQ_DOMAIN
 57
 58# Generic irq_domain hw <--> linux irq number translation
 59config IRQ_DOMAIN
 60	bool
 61
 62# Support for simulated interrupts
 63config IRQ_SIM
 64	bool
 65	select IRQ_WORK
 66	select IRQ_DOMAIN
 67
 68# Support for hierarchical irq domains
 69config IRQ_DOMAIN_HIERARCHY
 70	bool
 71	select IRQ_DOMAIN
 72
 73# Support for obsolete non-mapping irq domains
 74config IRQ_DOMAIN_NOMAP
 75	bool
 76	select IRQ_DOMAIN
 77
 78# Support for hierarchical fasteoi+edge and fasteoi+level handlers
 79config IRQ_FASTEOI_HIERARCHY_HANDLERS
 80	bool
 81
 82# Generic IRQ IPI support
 83config GENERIC_IRQ_IPI
 84	bool
 
 85	select IRQ_DOMAIN_HIERARCHY
 86
 87# Generic MSI interrupt support
 88config GENERIC_MSI_IRQ
 89	bool
 90
 91# Generic MSI hierarchical interrupt domain support
 92config GENERIC_MSI_IRQ_DOMAIN
 93	bool
 94	select IRQ_DOMAIN_HIERARCHY
 95	select GENERIC_MSI_IRQ
 96
 97config IRQ_MSI_IOMMU
 98	bool
 99
100config HANDLE_DOMAIN_IRQ
101	bool
102
103config IRQ_TIMINGS
104	bool
105
106config GENERIC_IRQ_MATRIX_ALLOCATOR
107	bool
108
109config GENERIC_IRQ_RESERVATION_MODE
110	bool
111
112# Support forced irq threading
113config IRQ_FORCED_THREADING
114       bool
115
116config SPARSE_IRQ
117	bool "Support sparse irq numbering" if MAY_HAVE_SPARSE_IRQ
118	help
119
120	  Sparse irq numbering is useful for distro kernels that want
121	  to define a high CONFIG_NR_CPUS value but still want to have
122	  low kernel memory footprint on smaller machines.
123
124	  ( Sparse irqs can also be beneficial on NUMA boxes, as they spread
125	    out the interrupt descriptors in a more NUMA-friendly way. )
126
127	  If you don't know what to do here, say N.
128
129config GENERIC_IRQ_DEBUGFS
130	bool "Expose irq internals in debugfs"
131	depends on DEBUG_FS
132	select GENERIC_IRQ_INJECTION
133	default n
134	help
135
136	  Exposes internal state information through debugfs. Mostly for
137	  developers and debugging of hard to diagnose interrupt problems.
138
139	  If you don't know what to do here, say N.
140
141endmenu
142
143config GENERIC_IRQ_MULTI_HANDLER
144	bool
145	help
146	  Allow to specify the low level IRQ handler at run time.