Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
4 */
5/dts-v1/;
6
7#include "am33xx.dtsi"
8#include "am335x-bone-common.dtsi"
9#include "am335x-boneblack-common.dtsi"
10#include "am335x-boneblack-hdmi.dtsi"
11
12/ {
13 model = "TI AM335x BeagleBone Black";
14 compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
15};
16
17&cpu0_opp_table {
18 /*
19 * All PG 2.0 silicon may not support 1GHz but some of the early
20 * BeagleBone Blacks have PG 2.0 silicon which is guaranteed
21 * to support 1GHz OPP so enable it for PG 2.0 on this board.
22 */
23 oppnitro-1000000000 {
24 opp-supported-hw = <0x06 0x0100>;
25 };
26};
27
28&gpio0 {
29 gpio-line-names =
30 "[mdio_data]",
31 "[mdio_clk]",
32 "P9_22 [spi0_sclk]",
33 "P9_21 [spi0_d0]",
34 "P9_18 [spi0_d1]",
35 "P9_17 [spi0_cs0]",
36 "[mmc0_cd]",
37 "P8_42A [ecappwm0]",
38 "P8_35 [lcd d12]",
39 "P8_33 [lcd d13]",
40 "P8_31 [lcd d14]",
41 "P8_32 [lcd d15]",
42 "P9_20 [i2c2_sda]",
43 "P9_19 [i2c2_scl]",
44 "P9_26 [uart1_rxd]",
45 "P9_24 [uart1_txd]",
46 "[rmii1_txd3]",
47 "[rmii1_txd2]",
48 "[usb0_drvvbus]",
49 "[hdmi cec]",
50 "P9_41B",
51 "[rmii1_txd1]",
52 "P8_19 [ehrpwm2a]",
53 "P8_13 [ehrpwm2b]",
54 "NC",
55 "NC",
56 "P8_14",
57 "P8_17",
58 "[rmii1_txd0]",
59 "[rmii1_refclk]",
60 "P9_11 [uart4_rxd]",
61 "P9_13 [uart4_txd]";
62};
63
64&gpio1 {
65 gpio-line-names =
66 "P8_25 [mmc1_dat0]",
67 "[mmc1_dat1]",
68 "P8_5 [mmc1_dat2]",
69 "P8_6 [mmc1_dat3]",
70 "P8_23 [mmc1_dat4]",
71 "P8_22 [mmc1_dat5]",
72 "P8_3 [mmc1_dat6]",
73 "P8_4 [mmc1_dat7]",
74 "NC",
75 "NC",
76 "NC",
77 "NC",
78 "P8_12",
79 "P8_11",
80 "P8_16",
81 "P8_15",
82 "P9_15A",
83 "P9_23",
84 "P9_14 [ehrpwm1a]",
85 "P9_16 [ehrpwm1b]",
86 "[emmc rst]",
87 "[usr0 led]",
88 "[usr1 led]",
89 "[usr2 led]",
90 "[usr3 led]",
91 "[hdmi irq]",
92 "[usb vbus oc]",
93 "[hdmi audio]",
94 "P9_12",
95 "P8_26",
96 "P8_21 [emmc]",
97 "P8_20 [emmc]";
98};
99
100&gpio2 {
101 gpio-line-names =
102 "P9_15B",
103 "P8_18",
104 "P8_7",
105 "P8_8",
106 "P8_10",
107 "P8_9",
108 "P8_45 [hdmi]",
109 "P8_46 [hdmi]",
110 "P8_43 [hdmi]",
111 "P8_44 [hdmi]",
112 "P8_41 [hdmi]",
113 "P8_42 [hdmi]",
114 "P8_39 [hdmi]",
115 "P8_40 [hdmi]",
116 "P8_37 [hdmi]",
117 "P8_38 [hdmi]",
118 "P8_36 [hdmi]",
119 "P8_34 [hdmi]",
120 "[rmii1_rxd3]",
121 "[rmii1_rxd2]",
122 "[rmii1_rxd1]",
123 "[rmii1_rxd0]",
124 "P8_27 [hdmi]",
125 "P8_29 [hdmi]",
126 "P8_28 [hdmi]",
127 "P8_30 [hdmi]",
128 "[mmc0_dat3]",
129 "[mmc0_dat2]",
130 "[mmc0_dat1]",
131 "[mmc0_dat0]",
132 "[mmc0_clk]",
133 "[mmc0_cmd]";
134};
135
136&gpio3 {
137 gpio-line-names =
138 "[mii col]",
139 "[mii crs]",
140 "[mii rx err]",
141 "[mii tx en]",
142 "[mii rx dv]",
143 "[i2c0 sda]",
144 "[i2c0 scl]",
145 "[jtag emu0]",
146 "[jtag emu1]",
147 "[mii tx clk]",
148 "[mii rx clk]",
149 "NC",
150 "NC",
151 "[usb vbus en]",
152 "P9_31 [spi1_sclk]",
153 "P9_29 [spi1_d0]",
154 "P9_30 [spi1_d1]",
155 "P9_28 [spi1_cs0]",
156 "P9_42B [ecappwm0]",
157 "P9_27",
158 "P9_41A",
159 "P9_25",
160 "NC",
161 "NC",
162 "NC",
163 "NC",
164 "NC",
165 "NC",
166 "NC",
167 "NC",
168 "NC",
169 "NC";
170};
171
172&baseboard_eeprom {
173 vcc-supply = <&ldo4_reg>;
174};
1/*
2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 */
8/dts-v1/;
9
10#include "am33xx.dtsi"
11#include "am335x-bone-common.dtsi"
12
13/ {
14 model = "TI AM335x BeagleBone Black";
15 compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
16};
17
18&ldo3_reg {
19 regulator-min-microvolt = <1800000>;
20 regulator-max-microvolt = <1800000>;
21 regulator-always-on;
22};
23
24&mmc1 {
25 vmmc-supply = <&vmmcsd_fixed>;
26};
27
28&mmc2 {
29 vmmc-supply = <&vmmcsd_fixed>;
30 pinctrl-names = "default";
31 pinctrl-0 = <&emmc_pins>;
32 bus-width = <8>;
33 status = "okay";
34};
35
36&am33xx_pinmux {
37 nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {
38 pinctrl-single,pins = <
39 AM33XX_IOPAD(0x9b0, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr0 */
40 AM33XX_IOPAD(0x8a0, PIN_OUTPUT | MUX_MODE0) /* lcd_data0.lcd_data0 */
41 AM33XX_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE0) /* lcd_data1.lcd_data1 */
42 AM33XX_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE0) /* lcd_data2.lcd_data2 */
43 AM33XX_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE0) /* lcd_data3.lcd_data3 */
44 AM33XX_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE0) /* lcd_data4.lcd_data4 */
45 AM33XX_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE0) /* lcd_data5.lcd_data5 */
46 AM33XX_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE0) /* lcd_data6.lcd_data6 */
47 AM33XX_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE0) /* lcd_data7.lcd_data7 */
48 AM33XX_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE0) /* lcd_data8.lcd_data8 */
49 AM33XX_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE0) /* lcd_data9.lcd_data9 */
50 AM33XX_IOPAD(0x8c8, PIN_OUTPUT | MUX_MODE0) /* lcd_data10.lcd_data10 */
51 AM33XX_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE0) /* lcd_data11.lcd_data11 */
52 AM33XX_IOPAD(0x8d0, PIN_OUTPUT | MUX_MODE0) /* lcd_data12.lcd_data12 */
53 AM33XX_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE0) /* lcd_data13.lcd_data13 */
54 AM33XX_IOPAD(0x8d8, PIN_OUTPUT | MUX_MODE0) /* lcd_data14.lcd_data14 */
55 AM33XX_IOPAD(0x8dc, PIN_OUTPUT | MUX_MODE0) /* lcd_data15.lcd_data15 */
56 AM33XX_IOPAD(0x8e0, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_vsync.lcd_vsync */
57 AM33XX_IOPAD(0x8e4, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_hsync.lcd_hsync */
58 AM33XX_IOPAD(0x8e8, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_pclk.lcd_pclk */
59 AM33XX_IOPAD(0x8ec, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* lcd_ac_bias_en.lcd_ac_bias_en */
60 >;
61 };
62 nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {
63 pinctrl-single,pins = <
64 AM33XX_IOPAD(0x9b0, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr0 */
65 >;
66 };
67};
68
69&lcdc {
70 status = "okay";
71 port {
72 lcdc_0: endpoint@0 {
73 remote-endpoint = <&hdmi_0>;
74 };
75 };
76};
77
78&i2c0 {
79 tda19988 {
80 compatible = "nxp,tda998x";
81 reg = <0x70>;
82 pinctrl-names = "default", "off";
83 pinctrl-0 = <&nxp_hdmi_bonelt_pins>;
84 pinctrl-1 = <&nxp_hdmi_bonelt_off_pins>;
85
86 port {
87 hdmi_0: endpoint@0 {
88 remote-endpoint = <&lcdc_0>;
89 };
90 };
91 };
92};
93
94&rtc {
95 system-power-controller;
96};