Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * PHY support for Xenon SDHC
4 *
5 * Copyright (C) 2016 Marvell, All Rights Reserved.
6 *
7 * Author: Hu Ziji <huziji@marvell.com>
8 * Date: 2016-8-24
9 */
10
11#include <linux/slab.h>
12#include <linux/delay.h>
13#include <linux/ktime.h>
14#include <linux/of_address.h>
15
16#include "sdhci-pltfm.h"
17#include "sdhci-xenon.h"
18
19/* Register base for eMMC PHY 5.0 Version */
20#define XENON_EMMC_5_0_PHY_REG_BASE 0x0160
21/* Register base for eMMC PHY 5.1 Version */
22#define XENON_EMMC_PHY_REG_BASE 0x0170
23
24#define XENON_EMMC_PHY_TIMING_ADJUST XENON_EMMC_PHY_REG_BASE
25#define XENON_EMMC_5_0_PHY_TIMING_ADJUST XENON_EMMC_5_0_PHY_REG_BASE
26#define XENON_TIMING_ADJUST_SLOW_MODE BIT(29)
27#define XENON_TIMING_ADJUST_SDIO_MODE BIT(28)
28#define XENON_SAMPL_INV_QSP_PHASE_SELECT BIT(18)
29#define XENON_SAMPL_INV_QSP_PHASE_SELECT_SHIFT 18
30#define XENON_PHY_INITIALIZAION BIT(31)
31#define XENON_WAIT_CYCLE_BEFORE_USING_MASK 0xF
32#define XENON_WAIT_CYCLE_BEFORE_USING_SHIFT 12
33#define XENON_FC_SYNC_EN_DURATION_MASK 0xF
34#define XENON_FC_SYNC_EN_DURATION_SHIFT 8
35#define XENON_FC_SYNC_RST_EN_DURATION_MASK 0xF
36#define XENON_FC_SYNC_RST_EN_DURATION_SHIFT 4
37#define XENON_FC_SYNC_RST_DURATION_MASK 0xF
38#define XENON_FC_SYNC_RST_DURATION_SHIFT 0
39
40#define XENON_EMMC_PHY_FUNC_CONTROL (XENON_EMMC_PHY_REG_BASE + 0x4)
41#define XENON_EMMC_5_0_PHY_FUNC_CONTROL \
42 (XENON_EMMC_5_0_PHY_REG_BASE + 0x4)
43#define XENON_ASYNC_DDRMODE_MASK BIT(23)
44#define XENON_ASYNC_DDRMODE_SHIFT 23
45#define XENON_CMD_DDR_MODE BIT(16)
46#define XENON_DQ_DDR_MODE_SHIFT 8
47#define XENON_DQ_DDR_MODE_MASK 0xFF
48#define XENON_DQ_ASYNC_MODE BIT(4)
49
50#define XENON_EMMC_PHY_PAD_CONTROL (XENON_EMMC_PHY_REG_BASE + 0x8)
51#define XENON_EMMC_5_0_PHY_PAD_CONTROL \
52 (XENON_EMMC_5_0_PHY_REG_BASE + 0x8)
53#define XENON_REC_EN_SHIFT 24
54#define XENON_REC_EN_MASK 0xF
55#define XENON_FC_DQ_RECEN BIT(24)
56#define XENON_FC_CMD_RECEN BIT(25)
57#define XENON_FC_QSP_RECEN BIT(26)
58#define XENON_FC_QSN_RECEN BIT(27)
59#define XENON_OEN_QSN BIT(28)
60#define XENON_AUTO_RECEN_CTRL BIT(30)
61#define XENON_FC_ALL_CMOS_RECEIVER 0xF000
62
63#define XENON_EMMC5_FC_QSP_PD BIT(18)
64#define XENON_EMMC5_FC_QSP_PU BIT(22)
65#define XENON_EMMC5_FC_CMD_PD BIT(17)
66#define XENON_EMMC5_FC_CMD_PU BIT(21)
67#define XENON_EMMC5_FC_DQ_PD BIT(16)
68#define XENON_EMMC5_FC_DQ_PU BIT(20)
69
70#define XENON_EMMC_PHY_PAD_CONTROL1 (XENON_EMMC_PHY_REG_BASE + 0xC)
71#define XENON_EMMC5_1_FC_QSP_PD BIT(9)
72#define XENON_EMMC5_1_FC_QSP_PU BIT(25)
73#define XENON_EMMC5_1_FC_CMD_PD BIT(8)
74#define XENON_EMMC5_1_FC_CMD_PU BIT(24)
75#define XENON_EMMC5_1_FC_DQ_PD 0xFF
76#define XENON_EMMC5_1_FC_DQ_PU (0xFF << 16)
77
78#define XENON_EMMC_PHY_PAD_CONTROL2 (XENON_EMMC_PHY_REG_BASE + 0x10)
79#define XENON_EMMC_5_0_PHY_PAD_CONTROL2 \
80 (XENON_EMMC_5_0_PHY_REG_BASE + 0xC)
81#define XENON_ZNR_MASK 0x1F
82#define XENON_ZNR_SHIFT 8
83#define XENON_ZPR_MASK 0x1F
84/* Preferred ZNR and ZPR value vary between different boards.
85 * The specific ZNR and ZPR value should be defined here
86 * according to board actual timing.
87 */
88#define XENON_ZNR_DEF_VALUE 0xF
89#define XENON_ZPR_DEF_VALUE 0xF
90
91#define XENON_EMMC_PHY_DLL_CONTROL (XENON_EMMC_PHY_REG_BASE + 0x14)
92#define XENON_EMMC_5_0_PHY_DLL_CONTROL \
93 (XENON_EMMC_5_0_PHY_REG_BASE + 0x10)
94#define XENON_DLL_ENABLE BIT(31)
95#define XENON_DLL_UPDATE_STROBE_5_0 BIT(30)
96#define XENON_DLL_REFCLK_SEL BIT(30)
97#define XENON_DLL_UPDATE BIT(23)
98#define XENON_DLL_PHSEL1_SHIFT 24
99#define XENON_DLL_PHSEL0_SHIFT 16
100#define XENON_DLL_PHASE_MASK 0x3F
101#define XENON_DLL_PHASE_90_DEGREE 0x1F
102#define XENON_DLL_FAST_LOCK BIT(5)
103#define XENON_DLL_GAIN2X BIT(3)
104#define XENON_DLL_BYPASS_EN BIT(0)
105
106#define XENON_EMMC_5_0_PHY_LOGIC_TIMING_ADJUST \
107 (XENON_EMMC_5_0_PHY_REG_BASE + 0x14)
108#define XENON_EMMC_5_0_PHY_LOGIC_TIMING_VALUE 0x5A54
109#define XENON_EMMC_PHY_LOGIC_TIMING_ADJUST (XENON_EMMC_PHY_REG_BASE + 0x18)
110#define XENON_LOGIC_TIMING_VALUE 0x00AA8977
111
112/*
113 * List offset of PHY registers and some special register values
114 * in eMMC PHY 5.0 or eMMC PHY 5.1
115 */
116struct xenon_emmc_phy_regs {
117 /* Offset of Timing Adjust register */
118 u16 timing_adj;
119 /* Offset of Func Control register */
120 u16 func_ctrl;
121 /* Offset of Pad Control register */
122 u16 pad_ctrl;
123 /* Offset of Pad Control register 2 */
124 u16 pad_ctrl2;
125 /* Offset of DLL Control register */
126 u16 dll_ctrl;
127 /* Offset of Logic Timing Adjust register */
128 u16 logic_timing_adj;
129 /* DLL Update Enable bit */
130 u32 dll_update;
131 /* value in Logic Timing Adjustment register */
132 u32 logic_timing_val;
133};
134
135static const char * const phy_types[] = {
136 "emmc 5.0 phy",
137 "emmc 5.1 phy"
138};
139
140enum xenon_phy_type_enum {
141 EMMC_5_0_PHY,
142 EMMC_5_1_PHY,
143 NR_PHY_TYPES
144};
145
146enum soc_pad_ctrl_type {
147 SOC_PAD_SD,
148 SOC_PAD_FIXED_1_8V,
149};
150
151struct soc_pad_ctrl {
152 /* Register address of SoC PHY PAD ctrl */
153 void __iomem *reg;
154 /* SoC PHY PAD ctrl type */
155 enum soc_pad_ctrl_type pad_type;
156 /* SoC specific operation to set SoC PHY PAD */
157 void (*set_soc_pad)(struct sdhci_host *host,
158 unsigned char signal_voltage);
159};
160
161static struct xenon_emmc_phy_regs xenon_emmc_5_0_phy_regs = {
162 .timing_adj = XENON_EMMC_5_0_PHY_TIMING_ADJUST,
163 .func_ctrl = XENON_EMMC_5_0_PHY_FUNC_CONTROL,
164 .pad_ctrl = XENON_EMMC_5_0_PHY_PAD_CONTROL,
165 .pad_ctrl2 = XENON_EMMC_5_0_PHY_PAD_CONTROL2,
166 .dll_ctrl = XENON_EMMC_5_0_PHY_DLL_CONTROL,
167 .logic_timing_adj = XENON_EMMC_5_0_PHY_LOGIC_TIMING_ADJUST,
168 .dll_update = XENON_DLL_UPDATE_STROBE_5_0,
169 .logic_timing_val = XENON_EMMC_5_0_PHY_LOGIC_TIMING_VALUE,
170};
171
172static struct xenon_emmc_phy_regs xenon_emmc_5_1_phy_regs = {
173 .timing_adj = XENON_EMMC_PHY_TIMING_ADJUST,
174 .func_ctrl = XENON_EMMC_PHY_FUNC_CONTROL,
175 .pad_ctrl = XENON_EMMC_PHY_PAD_CONTROL,
176 .pad_ctrl2 = XENON_EMMC_PHY_PAD_CONTROL2,
177 .dll_ctrl = XENON_EMMC_PHY_DLL_CONTROL,
178 .logic_timing_adj = XENON_EMMC_PHY_LOGIC_TIMING_ADJUST,
179 .dll_update = XENON_DLL_UPDATE,
180 .logic_timing_val = XENON_LOGIC_TIMING_VALUE,
181};
182
183/*
184 * eMMC PHY configuration and operations
185 */
186struct xenon_emmc_phy_params {
187 bool slow_mode;
188
189 u8 znr;
190 u8 zpr;
191
192 /* Nr of consecutive Sampling Points of a Valid Sampling Window */
193 u8 nr_tun_times;
194 /* Divider for calculating Tuning Step */
195 u8 tun_step_divider;
196
197 struct soc_pad_ctrl pad_ctrl;
198};
199
200static int xenon_alloc_emmc_phy(struct sdhci_host *host)
201{
202 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
203 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
204 struct xenon_emmc_phy_params *params;
205
206 params = devm_kzalloc(mmc_dev(host->mmc), sizeof(*params), GFP_KERNEL);
207 if (!params)
208 return -ENOMEM;
209
210 priv->phy_params = params;
211 if (priv->phy_type == EMMC_5_0_PHY)
212 priv->emmc_phy_regs = &xenon_emmc_5_0_phy_regs;
213 else
214 priv->emmc_phy_regs = &xenon_emmc_5_1_phy_regs;
215
216 return 0;
217}
218
219/*
220 * eMMC 5.0/5.1 PHY init/re-init.
221 * eMMC PHY init should be executed after:
222 * 1. SDCLK frequency changes.
223 * 2. SDCLK is stopped and re-enabled.
224 * 3. config in emmc_phy_regs->timing_adj and emmc_phy_regs->func_ctrl
225 * are changed
226 */
227static int xenon_emmc_phy_init(struct sdhci_host *host)
228{
229 u32 reg;
230 u32 wait, clock;
231 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
232 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
233 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
234
235 reg = sdhci_readl(host, phy_regs->timing_adj);
236 reg |= XENON_PHY_INITIALIZAION;
237 sdhci_writel(host, reg, phy_regs->timing_adj);
238
239 /* Add duration of FC_SYNC_RST */
240 wait = ((reg >> XENON_FC_SYNC_RST_DURATION_SHIFT) &
241 XENON_FC_SYNC_RST_DURATION_MASK);
242 /* Add interval between FC_SYNC_EN and FC_SYNC_RST */
243 wait += ((reg >> XENON_FC_SYNC_RST_EN_DURATION_SHIFT) &
244 XENON_FC_SYNC_RST_EN_DURATION_MASK);
245 /* Add duration of asserting FC_SYNC_EN */
246 wait += ((reg >> XENON_FC_SYNC_EN_DURATION_SHIFT) &
247 XENON_FC_SYNC_EN_DURATION_MASK);
248 /* Add duration of waiting for PHY */
249 wait += ((reg >> XENON_WAIT_CYCLE_BEFORE_USING_SHIFT) &
250 XENON_WAIT_CYCLE_BEFORE_USING_MASK);
251 /* 4 additional bus clock and 4 AXI bus clock are required */
252 wait += 8;
253 wait <<= 20;
254
255 clock = host->clock;
256 if (!clock)
257 /* Use the possibly slowest bus frequency value */
258 clock = XENON_LOWEST_SDCLK_FREQ;
259 /* get the wait time */
260 wait /= clock;
261 wait++;
262 /* wait for host eMMC PHY init completes */
263 udelay(wait);
264
265 reg = sdhci_readl(host, phy_regs->timing_adj);
266 reg &= XENON_PHY_INITIALIZAION;
267 if (reg) {
268 dev_err(mmc_dev(host->mmc), "eMMC PHY init cannot complete after %d us\n",
269 wait);
270 return -ETIMEDOUT;
271 }
272
273 return 0;
274}
275
276#define ARMADA_3700_SOC_PAD_1_8V 0x1
277#define ARMADA_3700_SOC_PAD_3_3V 0x0
278
279static void armada_3700_soc_pad_voltage_set(struct sdhci_host *host,
280 unsigned char signal_voltage)
281{
282 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
283 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
284 struct xenon_emmc_phy_params *params = priv->phy_params;
285
286 if (params->pad_ctrl.pad_type == SOC_PAD_FIXED_1_8V) {
287 writel(ARMADA_3700_SOC_PAD_1_8V, params->pad_ctrl.reg);
288 } else if (params->pad_ctrl.pad_type == SOC_PAD_SD) {
289 if (signal_voltage == MMC_SIGNAL_VOLTAGE_180)
290 writel(ARMADA_3700_SOC_PAD_1_8V, params->pad_ctrl.reg);
291 else if (signal_voltage == MMC_SIGNAL_VOLTAGE_330)
292 writel(ARMADA_3700_SOC_PAD_3_3V, params->pad_ctrl.reg);
293 }
294}
295
296/*
297 * Set SoC PHY voltage PAD control register,
298 * according to the operation voltage on PAD.
299 * The detailed operation depends on SoC implementation.
300 */
301static void xenon_emmc_phy_set_soc_pad(struct sdhci_host *host,
302 unsigned char signal_voltage)
303{
304 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
305 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
306 struct xenon_emmc_phy_params *params = priv->phy_params;
307
308 if (!params->pad_ctrl.reg)
309 return;
310
311 if (params->pad_ctrl.set_soc_pad)
312 params->pad_ctrl.set_soc_pad(host, signal_voltage);
313}
314
315/*
316 * Enable eMMC PHY HW DLL
317 * DLL should be enabled and stable before HS200/SDR104 tuning,
318 * and before HS400 data strobe setting.
319 */
320static int xenon_emmc_phy_enable_dll(struct sdhci_host *host)
321{
322 u32 reg;
323 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
324 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
325 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
326 ktime_t timeout;
327
328 if (WARN_ON(host->clock <= MMC_HIGH_52_MAX_DTR))
329 return -EINVAL;
330
331 reg = sdhci_readl(host, phy_regs->dll_ctrl);
332 if (reg & XENON_DLL_ENABLE)
333 return 0;
334
335 /* Enable DLL */
336 reg = sdhci_readl(host, phy_regs->dll_ctrl);
337 reg |= (XENON_DLL_ENABLE | XENON_DLL_FAST_LOCK);
338
339 /*
340 * Set Phase as 90 degree, which is most common value.
341 * Might set another value if necessary.
342 * The granularity is 1 degree.
343 */
344 reg &= ~((XENON_DLL_PHASE_MASK << XENON_DLL_PHSEL0_SHIFT) |
345 (XENON_DLL_PHASE_MASK << XENON_DLL_PHSEL1_SHIFT));
346 reg |= ((XENON_DLL_PHASE_90_DEGREE << XENON_DLL_PHSEL0_SHIFT) |
347 (XENON_DLL_PHASE_90_DEGREE << XENON_DLL_PHSEL1_SHIFT));
348
349 reg &= ~XENON_DLL_BYPASS_EN;
350 reg |= phy_regs->dll_update;
351 if (priv->phy_type == EMMC_5_1_PHY)
352 reg &= ~XENON_DLL_REFCLK_SEL;
353 sdhci_writel(host, reg, phy_regs->dll_ctrl);
354
355 /* Wait max 32 ms */
356 timeout = ktime_add_ms(ktime_get(), 32);
357 while (1) {
358 bool timedout = ktime_after(ktime_get(), timeout);
359
360 if (sdhci_readw(host, XENON_SLOT_EXT_PRESENT_STATE) &
361 XENON_DLL_LOCK_STATE)
362 break;
363 if (timedout) {
364 dev_err(mmc_dev(host->mmc), "Wait for DLL Lock time-out\n");
365 return -ETIMEDOUT;
366 }
367 udelay(100);
368 }
369 return 0;
370}
371
372/*
373 * Config to eMMC PHY to prepare for tuning.
374 * Enable HW DLL and set the TUNING_STEP
375 */
376static int xenon_emmc_phy_config_tuning(struct sdhci_host *host)
377{
378 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
379 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
380 struct xenon_emmc_phy_params *params = priv->phy_params;
381 u32 reg, tuning_step;
382 int ret;
383
384 if (host->clock <= MMC_HIGH_52_MAX_DTR)
385 return -EINVAL;
386
387 ret = xenon_emmc_phy_enable_dll(host);
388 if (ret)
389 return ret;
390
391 /* Achieve TUNING_STEP with HW DLL help */
392 reg = sdhci_readl(host, XENON_SLOT_DLL_CUR_DLY_VAL);
393 tuning_step = reg / params->tun_step_divider;
394 if (unlikely(tuning_step > XENON_TUNING_STEP_MASK)) {
395 dev_warn(mmc_dev(host->mmc),
396 "HS200 TUNING_STEP %d is larger than MAX value\n",
397 tuning_step);
398 tuning_step = XENON_TUNING_STEP_MASK;
399 }
400
401 /* Set TUNING_STEP for later tuning */
402 reg = sdhci_readl(host, XENON_SLOT_OP_STATUS_CTRL);
403 reg &= ~(XENON_TUN_CONSECUTIVE_TIMES_MASK <<
404 XENON_TUN_CONSECUTIVE_TIMES_SHIFT);
405 reg |= (params->nr_tun_times << XENON_TUN_CONSECUTIVE_TIMES_SHIFT);
406 reg &= ~(XENON_TUNING_STEP_MASK << XENON_TUNING_STEP_SHIFT);
407 reg |= (tuning_step << XENON_TUNING_STEP_SHIFT);
408 sdhci_writel(host, reg, XENON_SLOT_OP_STATUS_CTRL);
409
410 return 0;
411}
412
413static void xenon_emmc_phy_disable_strobe(struct sdhci_host *host)
414{
415 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
416 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
417 u32 reg;
418
419 /* Disable both SDHC Data Strobe and Enhanced Strobe */
420 reg = sdhci_readl(host, XENON_SLOT_EMMC_CTRL);
421 reg &= ~(XENON_ENABLE_DATA_STROBE | XENON_ENABLE_RESP_STROBE);
422 sdhci_writel(host, reg, XENON_SLOT_EMMC_CTRL);
423
424 /* Clear Strobe line Pull down or Pull up */
425 if (priv->phy_type == EMMC_5_0_PHY) {
426 reg = sdhci_readl(host, XENON_EMMC_5_0_PHY_PAD_CONTROL);
427 reg &= ~(XENON_EMMC5_FC_QSP_PD | XENON_EMMC5_FC_QSP_PU);
428 sdhci_writel(host, reg, XENON_EMMC_5_0_PHY_PAD_CONTROL);
429 } else {
430 reg = sdhci_readl(host, XENON_EMMC_PHY_PAD_CONTROL1);
431 reg &= ~(XENON_EMMC5_1_FC_QSP_PD | XENON_EMMC5_1_FC_QSP_PU);
432 sdhci_writel(host, reg, XENON_EMMC_PHY_PAD_CONTROL1);
433 }
434}
435
436/* Set HS400 Data Strobe and Enhanced Strobe */
437static void xenon_emmc_phy_strobe_delay_adj(struct sdhci_host *host)
438{
439 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
440 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
441 u32 reg;
442
443 if (WARN_ON(host->timing != MMC_TIMING_MMC_HS400))
444 return;
445
446 if (host->clock <= MMC_HIGH_52_MAX_DTR)
447 return;
448
449 dev_dbg(mmc_dev(host->mmc), "starts HS400 strobe delay adjustment\n");
450
451 xenon_emmc_phy_enable_dll(host);
452
453 /* Enable SDHC Data Strobe */
454 reg = sdhci_readl(host, XENON_SLOT_EMMC_CTRL);
455 reg |= XENON_ENABLE_DATA_STROBE;
456 /*
457 * Enable SDHC Enhanced Strobe if supported
458 * Xenon Enhanced Strobe should be enabled only when
459 * 1. card is in HS400 mode and
460 * 2. SDCLK is higher than 52MHz
461 * 3. DLL is enabled
462 */
463 if (host->mmc->ios.enhanced_strobe)
464 reg |= XENON_ENABLE_RESP_STROBE;
465 sdhci_writel(host, reg, XENON_SLOT_EMMC_CTRL);
466
467 /* Set Data Strobe Pull down */
468 if (priv->phy_type == EMMC_5_0_PHY) {
469 reg = sdhci_readl(host, XENON_EMMC_5_0_PHY_PAD_CONTROL);
470 reg |= XENON_EMMC5_FC_QSP_PD;
471 reg &= ~XENON_EMMC5_FC_QSP_PU;
472 sdhci_writel(host, reg, XENON_EMMC_5_0_PHY_PAD_CONTROL);
473 } else {
474 reg = sdhci_readl(host, XENON_EMMC_PHY_PAD_CONTROL1);
475 reg |= XENON_EMMC5_1_FC_QSP_PD;
476 reg &= ~XENON_EMMC5_1_FC_QSP_PU;
477 sdhci_writel(host, reg, XENON_EMMC_PHY_PAD_CONTROL1);
478 }
479}
480
481/*
482 * If eMMC PHY Slow Mode is required in lower speed mode (SDCLK < 55MHz)
483 * in SDR mode, enable Slow Mode to bypass eMMC PHY.
484 * SDIO slower SDR mode also requires Slow Mode.
485 *
486 * If Slow Mode is enabled, return true.
487 * Otherwise, return false.
488 */
489static bool xenon_emmc_phy_slow_mode(struct sdhci_host *host,
490 unsigned char timing)
491{
492 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
493 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
494 struct xenon_emmc_phy_params *params = priv->phy_params;
495 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
496 u32 reg;
497 int ret;
498
499 if (host->clock > MMC_HIGH_52_MAX_DTR)
500 return false;
501
502 reg = sdhci_readl(host, phy_regs->timing_adj);
503 /* When in slower SDR mode, enable Slow Mode for SDIO
504 * or when Slow Mode flag is set
505 */
506 switch (timing) {
507 case MMC_TIMING_LEGACY:
508 /*
509 * If Slow Mode is required, enable Slow Mode by default
510 * in early init phase to avoid any potential issue.
511 */
512 if (params->slow_mode) {
513 reg |= XENON_TIMING_ADJUST_SLOW_MODE;
514 ret = true;
515 } else {
516 reg &= ~XENON_TIMING_ADJUST_SLOW_MODE;
517 ret = false;
518 }
519 break;
520 case MMC_TIMING_UHS_SDR25:
521 case MMC_TIMING_UHS_SDR12:
522 case MMC_TIMING_SD_HS:
523 case MMC_TIMING_MMC_HS:
524 if ((priv->init_card_type == MMC_TYPE_SDIO) ||
525 params->slow_mode) {
526 reg |= XENON_TIMING_ADJUST_SLOW_MODE;
527 ret = true;
528 break;
529 }
530 fallthrough;
531 default:
532 reg &= ~XENON_TIMING_ADJUST_SLOW_MODE;
533 ret = false;
534 }
535
536 sdhci_writel(host, reg, phy_regs->timing_adj);
537 return ret;
538}
539
540/*
541 * Set-up eMMC 5.0/5.1 PHY.
542 * Specific configuration depends on the current speed mode in use.
543 */
544static void xenon_emmc_phy_set(struct sdhci_host *host,
545 unsigned char timing)
546{
547 u32 reg;
548 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
549 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
550 struct xenon_emmc_phy_params *params = priv->phy_params;
551 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
552
553 dev_dbg(mmc_dev(host->mmc), "eMMC PHY setting starts\n");
554
555 /* Setup pad, set bit[28] and bits[26:24] */
556 reg = sdhci_readl(host, phy_regs->pad_ctrl);
557 reg |= (XENON_FC_DQ_RECEN | XENON_FC_CMD_RECEN |
558 XENON_FC_QSP_RECEN | XENON_OEN_QSN);
559 /* All FC_XX_RECEIVCE should be set as CMOS Type */
560 reg |= XENON_FC_ALL_CMOS_RECEIVER;
561 sdhci_writel(host, reg, phy_regs->pad_ctrl);
562
563 /* Set CMD and DQ Pull Up */
564 if (priv->phy_type == EMMC_5_0_PHY) {
565 reg = sdhci_readl(host, XENON_EMMC_5_0_PHY_PAD_CONTROL);
566 reg |= (XENON_EMMC5_FC_CMD_PU | XENON_EMMC5_FC_DQ_PU);
567 reg &= ~(XENON_EMMC5_FC_CMD_PD | XENON_EMMC5_FC_DQ_PD);
568 sdhci_writel(host, reg, XENON_EMMC_5_0_PHY_PAD_CONTROL);
569 } else {
570 reg = sdhci_readl(host, XENON_EMMC_PHY_PAD_CONTROL1);
571 reg |= (XENON_EMMC5_1_FC_CMD_PU | XENON_EMMC5_1_FC_DQ_PU);
572 reg &= ~(XENON_EMMC5_1_FC_CMD_PD | XENON_EMMC5_1_FC_DQ_PD);
573 sdhci_writel(host, reg, XENON_EMMC_PHY_PAD_CONTROL1);
574 }
575
576 if (timing == MMC_TIMING_LEGACY) {
577 xenon_emmc_phy_slow_mode(host, timing);
578 goto phy_init;
579 }
580
581 /*
582 * If SDIO card, set SDIO Mode
583 * Otherwise, clear SDIO Mode
584 */
585 reg = sdhci_readl(host, phy_regs->timing_adj);
586 if (priv->init_card_type == MMC_TYPE_SDIO)
587 reg |= XENON_TIMING_ADJUST_SDIO_MODE;
588 else
589 reg &= ~XENON_TIMING_ADJUST_SDIO_MODE;
590 sdhci_writel(host, reg, phy_regs->timing_adj);
591
592 if (xenon_emmc_phy_slow_mode(host, timing))
593 goto phy_init;
594
595 /*
596 * Set preferred ZNR and ZPR value
597 * The ZNR and ZPR value vary between different boards.
598 * Define them both in sdhci-xenon-emmc-phy.h.
599 */
600 reg = sdhci_readl(host, phy_regs->pad_ctrl2);
601 reg &= ~((XENON_ZNR_MASK << XENON_ZNR_SHIFT) | XENON_ZPR_MASK);
602 reg |= ((params->znr << XENON_ZNR_SHIFT) | params->zpr);
603 sdhci_writel(host, reg, phy_regs->pad_ctrl2);
604
605 /*
606 * When setting EMMC_PHY_FUNC_CONTROL register,
607 * SD clock should be disabled
608 */
609 reg = sdhci_readl(host, SDHCI_CLOCK_CONTROL);
610 reg &= ~SDHCI_CLOCK_CARD_EN;
611 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL);
612
613 reg = sdhci_readl(host, phy_regs->func_ctrl);
614 switch (timing) {
615 case MMC_TIMING_MMC_HS400:
616 reg |= (XENON_DQ_DDR_MODE_MASK << XENON_DQ_DDR_MODE_SHIFT) |
617 XENON_CMD_DDR_MODE;
618 reg &= ~XENON_DQ_ASYNC_MODE;
619 break;
620 case MMC_TIMING_UHS_DDR50:
621 case MMC_TIMING_MMC_DDR52:
622 reg |= (XENON_DQ_DDR_MODE_MASK << XENON_DQ_DDR_MODE_SHIFT) |
623 XENON_CMD_DDR_MODE | XENON_DQ_ASYNC_MODE;
624 break;
625 default:
626 reg &= ~((XENON_DQ_DDR_MODE_MASK << XENON_DQ_DDR_MODE_SHIFT) |
627 XENON_CMD_DDR_MODE);
628 reg |= XENON_DQ_ASYNC_MODE;
629 }
630 sdhci_writel(host, reg, phy_regs->func_ctrl);
631
632 /* Enable bus clock */
633 reg = sdhci_readl(host, SDHCI_CLOCK_CONTROL);
634 reg |= SDHCI_CLOCK_CARD_EN;
635 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL);
636
637 if (timing == MMC_TIMING_MMC_HS400)
638 /* Hardware team recommend a value for HS400 */
639 sdhci_writel(host, phy_regs->logic_timing_val,
640 phy_regs->logic_timing_adj);
641 else
642 xenon_emmc_phy_disable_strobe(host);
643
644phy_init:
645 xenon_emmc_phy_init(host);
646
647 dev_dbg(mmc_dev(host->mmc), "eMMC PHY setting completes\n");
648}
649
650static int get_dt_pad_ctrl_data(struct sdhci_host *host,
651 struct device_node *np,
652 struct xenon_emmc_phy_params *params)
653{
654 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
655 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
656 int ret = 0;
657 const char *name;
658 struct resource iomem;
659
660 if (priv->hw_version == XENON_A3700)
661 params->pad_ctrl.set_soc_pad = armada_3700_soc_pad_voltage_set;
662 else
663 return 0;
664
665 if (of_address_to_resource(np, 1, &iomem)) {
666 dev_err(mmc_dev(host->mmc), "Unable to find SoC PAD ctrl register address for %pOFn\n",
667 np);
668 return -EINVAL;
669 }
670
671 params->pad_ctrl.reg = devm_ioremap_resource(mmc_dev(host->mmc),
672 &iomem);
673 if (IS_ERR(params->pad_ctrl.reg))
674 return PTR_ERR(params->pad_ctrl.reg);
675
676 ret = of_property_read_string(np, "marvell,pad-type", &name);
677 if (ret) {
678 dev_err(mmc_dev(host->mmc), "Unable to determine SoC PHY PAD ctrl type\n");
679 return ret;
680 }
681 if (!strcmp(name, "sd")) {
682 params->pad_ctrl.pad_type = SOC_PAD_SD;
683 } else if (!strcmp(name, "fixed-1-8v")) {
684 params->pad_ctrl.pad_type = SOC_PAD_FIXED_1_8V;
685 } else {
686 dev_err(mmc_dev(host->mmc), "Unsupported SoC PHY PAD ctrl type %s\n",
687 name);
688 return -EINVAL;
689 }
690
691 return ret;
692}
693
694static int xenon_emmc_phy_parse_params(struct sdhci_host *host,
695 struct device *dev,
696 struct xenon_emmc_phy_params *params)
697{
698 u32 value;
699
700 params->slow_mode = false;
701 if (device_property_read_bool(dev, "marvell,xenon-phy-slow-mode"))
702 params->slow_mode = true;
703
704 params->znr = XENON_ZNR_DEF_VALUE;
705 if (!device_property_read_u32(dev, "marvell,xenon-phy-znr", &value))
706 params->znr = value & XENON_ZNR_MASK;
707
708 params->zpr = XENON_ZPR_DEF_VALUE;
709 if (!device_property_read_u32(dev, "marvell,xenon-phy-zpr", &value))
710 params->zpr = value & XENON_ZPR_MASK;
711
712 params->nr_tun_times = XENON_TUN_CONSECUTIVE_TIMES;
713 if (!device_property_read_u32(dev, "marvell,xenon-phy-nr-success-tun",
714 &value))
715 params->nr_tun_times = value & XENON_TUN_CONSECUTIVE_TIMES_MASK;
716
717 params->tun_step_divider = XENON_TUNING_STEP_DIVIDER;
718 if (!device_property_read_u32(dev, "marvell,xenon-phy-tun-step-divider",
719 &value))
720 params->tun_step_divider = value & 0xFF;
721
722 if (dev->of_node)
723 return get_dt_pad_ctrl_data(host, dev->of_node, params);
724 return 0;
725}
726
727/* Set SoC PHY Voltage PAD */
728void xenon_soc_pad_ctrl(struct sdhci_host *host,
729 unsigned char signal_voltage)
730{
731 xenon_emmc_phy_set_soc_pad(host, signal_voltage);
732}
733
734/*
735 * Setting PHY when card is working in High Speed Mode.
736 * HS400 set Data Strobe and Enhanced Strobe if it is supported.
737 * HS200/SDR104 set tuning config to prepare for tuning.
738 */
739static int xenon_hs_delay_adj(struct sdhci_host *host)
740{
741 int ret = 0;
742
743 if (WARN_ON(host->clock <= XENON_DEFAULT_SDCLK_FREQ))
744 return -EINVAL;
745
746 switch (host->timing) {
747 case MMC_TIMING_MMC_HS400:
748 xenon_emmc_phy_strobe_delay_adj(host);
749 return 0;
750 case MMC_TIMING_MMC_HS200:
751 case MMC_TIMING_UHS_SDR104:
752 return xenon_emmc_phy_config_tuning(host);
753 case MMC_TIMING_MMC_DDR52:
754 case MMC_TIMING_UHS_DDR50:
755 /*
756 * DDR Mode requires driver to scan Sampling Fixed Delay Line,
757 * to find out a perfect operation sampling point.
758 * It is hard to implement such a scan in host driver
759 * since initiating commands by host driver is not safe.
760 * Thus so far just keep PHY Sampling Fixed Delay in
761 * default value of DDR mode.
762 *
763 * If any timing issue occurs in DDR mode on Marvell products,
764 * please contact maintainer for internal support in Marvell.
765 */
766 dev_warn_once(mmc_dev(host->mmc), "Timing issue might occur in DDR mode\n");
767 return 0;
768 }
769
770 return ret;
771}
772
773/*
774 * Adjust PHY setting.
775 * PHY setting should be adjusted when SDCLK frequency, Bus Width
776 * or Speed Mode is changed.
777 * Additional config are required when card is working in High Speed mode,
778 * after leaving Legacy Mode.
779 */
780int xenon_phy_adj(struct sdhci_host *host, struct mmc_ios *ios)
781{
782 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
783 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
784 int ret = 0;
785
786 if (!host->clock) {
787 priv->clock = 0;
788 return 0;
789 }
790
791 /*
792 * The timing, frequency or bus width is changed,
793 * better to set eMMC PHY based on current setting
794 * and adjust Xenon SDHC delay.
795 */
796 if ((host->clock == priv->clock) &&
797 (ios->bus_width == priv->bus_width) &&
798 (ios->timing == priv->timing))
799 return 0;
800
801 xenon_emmc_phy_set(host, ios->timing);
802
803 /* Update the record */
804 priv->bus_width = ios->bus_width;
805
806 priv->timing = ios->timing;
807 priv->clock = host->clock;
808
809 /* Legacy mode is a special case */
810 if (ios->timing == MMC_TIMING_LEGACY)
811 return 0;
812
813 if (host->clock > XENON_DEFAULT_SDCLK_FREQ)
814 ret = xenon_hs_delay_adj(host);
815 return ret;
816}
817
818static int xenon_add_phy(struct device *dev, struct sdhci_host *host,
819 const char *phy_name)
820{
821 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
822 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
823 int ret;
824
825 priv->phy_type = match_string(phy_types, NR_PHY_TYPES, phy_name);
826 if (priv->phy_type < 0) {
827 dev_err(mmc_dev(host->mmc),
828 "Unable to determine PHY name %s. Use default eMMC 5.1 PHY\n",
829 phy_name);
830 priv->phy_type = EMMC_5_1_PHY;
831 }
832
833 ret = xenon_alloc_emmc_phy(host);
834 if (ret)
835 return ret;
836
837 return xenon_emmc_phy_parse_params(host, dev, priv->phy_params);
838}
839
840int xenon_phy_parse_params(struct device *dev, struct sdhci_host *host)
841{
842 const char *phy_type = NULL;
843
844 if (!device_property_read_string(dev, "marvell,xenon-phy-type", &phy_type))
845 return xenon_add_phy(dev, host, phy_type);
846
847 return xenon_add_phy(dev, host, "emmc 5.1 phy");
848}
1/*
2 * PHY support for Xenon SDHC
3 *
4 * Copyright (C) 2016 Marvell, All Rights Reserved.
5 *
6 * Author: Hu Ziji <huziji@marvell.com>
7 * Date: 2016-8-24
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation version 2.
12 */
13
14#include <linux/slab.h>
15#include <linux/delay.h>
16#include <linux/ktime.h>
17#include <linux/of_address.h>
18
19#include "sdhci-pltfm.h"
20#include "sdhci-xenon.h"
21
22/* Register base for eMMC PHY 5.0 Version */
23#define XENON_EMMC_5_0_PHY_REG_BASE 0x0160
24/* Register base for eMMC PHY 5.1 Version */
25#define XENON_EMMC_PHY_REG_BASE 0x0170
26
27#define XENON_EMMC_PHY_TIMING_ADJUST XENON_EMMC_PHY_REG_BASE
28#define XENON_EMMC_5_0_PHY_TIMING_ADJUST XENON_EMMC_5_0_PHY_REG_BASE
29#define XENON_TIMING_ADJUST_SLOW_MODE BIT(29)
30#define XENON_TIMING_ADJUST_SDIO_MODE BIT(28)
31#define XENON_SAMPL_INV_QSP_PHASE_SELECT BIT(18)
32#define XENON_SAMPL_INV_QSP_PHASE_SELECT_SHIFT 18
33#define XENON_PHY_INITIALIZAION BIT(31)
34#define XENON_WAIT_CYCLE_BEFORE_USING_MASK 0xF
35#define XENON_WAIT_CYCLE_BEFORE_USING_SHIFT 12
36#define XENON_FC_SYNC_EN_DURATION_MASK 0xF
37#define XENON_FC_SYNC_EN_DURATION_SHIFT 8
38#define XENON_FC_SYNC_RST_EN_DURATION_MASK 0xF
39#define XENON_FC_SYNC_RST_EN_DURATION_SHIFT 4
40#define XENON_FC_SYNC_RST_DURATION_MASK 0xF
41#define XENON_FC_SYNC_RST_DURATION_SHIFT 0
42
43#define XENON_EMMC_PHY_FUNC_CONTROL (XENON_EMMC_PHY_REG_BASE + 0x4)
44#define XENON_EMMC_5_0_PHY_FUNC_CONTROL \
45 (XENON_EMMC_5_0_PHY_REG_BASE + 0x4)
46#define XENON_ASYNC_DDRMODE_MASK BIT(23)
47#define XENON_ASYNC_DDRMODE_SHIFT 23
48#define XENON_CMD_DDR_MODE BIT(16)
49#define XENON_DQ_DDR_MODE_SHIFT 8
50#define XENON_DQ_DDR_MODE_MASK 0xFF
51#define XENON_DQ_ASYNC_MODE BIT(4)
52
53#define XENON_EMMC_PHY_PAD_CONTROL (XENON_EMMC_PHY_REG_BASE + 0x8)
54#define XENON_EMMC_5_0_PHY_PAD_CONTROL \
55 (XENON_EMMC_5_0_PHY_REG_BASE + 0x8)
56#define XENON_REC_EN_SHIFT 24
57#define XENON_REC_EN_MASK 0xF
58#define XENON_FC_DQ_RECEN BIT(24)
59#define XENON_FC_CMD_RECEN BIT(25)
60#define XENON_FC_QSP_RECEN BIT(26)
61#define XENON_FC_QSN_RECEN BIT(27)
62#define XENON_OEN_QSN BIT(28)
63#define XENON_AUTO_RECEN_CTRL BIT(30)
64#define XENON_FC_ALL_CMOS_RECEIVER 0xF000
65
66#define XENON_EMMC5_FC_QSP_PD BIT(18)
67#define XENON_EMMC5_FC_QSP_PU BIT(22)
68#define XENON_EMMC5_FC_CMD_PD BIT(17)
69#define XENON_EMMC5_FC_CMD_PU BIT(21)
70#define XENON_EMMC5_FC_DQ_PD BIT(16)
71#define XENON_EMMC5_FC_DQ_PU BIT(20)
72
73#define XENON_EMMC_PHY_PAD_CONTROL1 (XENON_EMMC_PHY_REG_BASE + 0xC)
74#define XENON_EMMC5_1_FC_QSP_PD BIT(9)
75#define XENON_EMMC5_1_FC_QSP_PU BIT(25)
76#define XENON_EMMC5_1_FC_CMD_PD BIT(8)
77#define XENON_EMMC5_1_FC_CMD_PU BIT(24)
78#define XENON_EMMC5_1_FC_DQ_PD 0xFF
79#define XENON_EMMC5_1_FC_DQ_PU (0xFF << 16)
80
81#define XENON_EMMC_PHY_PAD_CONTROL2 (XENON_EMMC_PHY_REG_BASE + 0x10)
82#define XENON_EMMC_5_0_PHY_PAD_CONTROL2 \
83 (XENON_EMMC_5_0_PHY_REG_BASE + 0xC)
84#define XENON_ZNR_MASK 0x1F
85#define XENON_ZNR_SHIFT 8
86#define XENON_ZPR_MASK 0x1F
87/* Preferred ZNR and ZPR value vary between different boards.
88 * The specific ZNR and ZPR value should be defined here
89 * according to board actual timing.
90 */
91#define XENON_ZNR_DEF_VALUE 0xF
92#define XENON_ZPR_DEF_VALUE 0xF
93
94#define XENON_EMMC_PHY_DLL_CONTROL (XENON_EMMC_PHY_REG_BASE + 0x14)
95#define XENON_EMMC_5_0_PHY_DLL_CONTROL \
96 (XENON_EMMC_5_0_PHY_REG_BASE + 0x10)
97#define XENON_DLL_ENABLE BIT(31)
98#define XENON_DLL_UPDATE_STROBE_5_0 BIT(30)
99#define XENON_DLL_REFCLK_SEL BIT(30)
100#define XENON_DLL_UPDATE BIT(23)
101#define XENON_DLL_PHSEL1_SHIFT 24
102#define XENON_DLL_PHSEL0_SHIFT 16
103#define XENON_DLL_PHASE_MASK 0x3F
104#define XENON_DLL_PHASE_90_DEGREE 0x1F
105#define XENON_DLL_FAST_LOCK BIT(5)
106#define XENON_DLL_GAIN2X BIT(3)
107#define XENON_DLL_BYPASS_EN BIT(0)
108
109#define XENON_EMMC_5_0_PHY_LOGIC_TIMING_ADJUST \
110 (XENON_EMMC_5_0_PHY_REG_BASE + 0x14)
111#define XENON_EMMC_5_0_PHY_LOGIC_TIMING_VALUE 0x5A54
112#define XENON_EMMC_PHY_LOGIC_TIMING_ADJUST (XENON_EMMC_PHY_REG_BASE + 0x18)
113#define XENON_LOGIC_TIMING_VALUE 0x00AA8977
114
115/*
116 * List offset of PHY registers and some special register values
117 * in eMMC PHY 5.0 or eMMC PHY 5.1
118 */
119struct xenon_emmc_phy_regs {
120 /* Offset of Timing Adjust register */
121 u16 timing_adj;
122 /* Offset of Func Control register */
123 u16 func_ctrl;
124 /* Offset of Pad Control register */
125 u16 pad_ctrl;
126 /* Offset of Pad Control register 2 */
127 u16 pad_ctrl2;
128 /* Offset of DLL Control register */
129 u16 dll_ctrl;
130 /* Offset of Logic Timing Adjust register */
131 u16 logic_timing_adj;
132 /* DLL Update Enable bit */
133 u32 dll_update;
134 /* value in Logic Timing Adjustment register */
135 u32 logic_timing_val;
136};
137
138static const char * const phy_types[] = {
139 "emmc 5.0 phy",
140 "emmc 5.1 phy"
141};
142
143enum xenon_phy_type_enum {
144 EMMC_5_0_PHY,
145 EMMC_5_1_PHY,
146 NR_PHY_TYPES
147};
148
149enum soc_pad_ctrl_type {
150 SOC_PAD_SD,
151 SOC_PAD_FIXED_1_8V,
152};
153
154struct soc_pad_ctrl {
155 /* Register address of SoC PHY PAD ctrl */
156 void __iomem *reg;
157 /* SoC PHY PAD ctrl type */
158 enum soc_pad_ctrl_type pad_type;
159 /* SoC specific operation to set SoC PHY PAD */
160 void (*set_soc_pad)(struct sdhci_host *host,
161 unsigned char signal_voltage);
162};
163
164static struct xenon_emmc_phy_regs xenon_emmc_5_0_phy_regs = {
165 .timing_adj = XENON_EMMC_5_0_PHY_TIMING_ADJUST,
166 .func_ctrl = XENON_EMMC_5_0_PHY_FUNC_CONTROL,
167 .pad_ctrl = XENON_EMMC_5_0_PHY_PAD_CONTROL,
168 .pad_ctrl2 = XENON_EMMC_5_0_PHY_PAD_CONTROL2,
169 .dll_ctrl = XENON_EMMC_5_0_PHY_DLL_CONTROL,
170 .logic_timing_adj = XENON_EMMC_5_0_PHY_LOGIC_TIMING_ADJUST,
171 .dll_update = XENON_DLL_UPDATE_STROBE_5_0,
172 .logic_timing_val = XENON_EMMC_5_0_PHY_LOGIC_TIMING_VALUE,
173};
174
175static struct xenon_emmc_phy_regs xenon_emmc_5_1_phy_regs = {
176 .timing_adj = XENON_EMMC_PHY_TIMING_ADJUST,
177 .func_ctrl = XENON_EMMC_PHY_FUNC_CONTROL,
178 .pad_ctrl = XENON_EMMC_PHY_PAD_CONTROL,
179 .pad_ctrl2 = XENON_EMMC_PHY_PAD_CONTROL2,
180 .dll_ctrl = XENON_EMMC_PHY_DLL_CONTROL,
181 .logic_timing_adj = XENON_EMMC_PHY_LOGIC_TIMING_ADJUST,
182 .dll_update = XENON_DLL_UPDATE,
183 .logic_timing_val = XENON_LOGIC_TIMING_VALUE,
184};
185
186/*
187 * eMMC PHY configuration and operations
188 */
189struct xenon_emmc_phy_params {
190 bool slow_mode;
191
192 u8 znr;
193 u8 zpr;
194
195 /* Nr of consecutive Sampling Points of a Valid Sampling Window */
196 u8 nr_tun_times;
197 /* Divider for calculating Tuning Step */
198 u8 tun_step_divider;
199
200 struct soc_pad_ctrl pad_ctrl;
201};
202
203static int xenon_alloc_emmc_phy(struct sdhci_host *host)
204{
205 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
206 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
207 struct xenon_emmc_phy_params *params;
208
209 params = devm_kzalloc(mmc_dev(host->mmc), sizeof(*params), GFP_KERNEL);
210 if (!params)
211 return -ENOMEM;
212
213 priv->phy_params = params;
214 if (priv->phy_type == EMMC_5_0_PHY)
215 priv->emmc_phy_regs = &xenon_emmc_5_0_phy_regs;
216 else
217 priv->emmc_phy_regs = &xenon_emmc_5_1_phy_regs;
218
219 return 0;
220}
221
222/*
223 * eMMC 5.0/5.1 PHY init/re-init.
224 * eMMC PHY init should be executed after:
225 * 1. SDCLK frequency changes.
226 * 2. SDCLK is stopped and re-enabled.
227 * 3. config in emmc_phy_regs->timing_adj and emmc_phy_regs->func_ctrl
228 * are changed
229 */
230static int xenon_emmc_phy_init(struct sdhci_host *host)
231{
232 u32 reg;
233 u32 wait, clock;
234 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
235 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
236 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
237
238 reg = sdhci_readl(host, phy_regs->timing_adj);
239 reg |= XENON_PHY_INITIALIZAION;
240 sdhci_writel(host, reg, phy_regs->timing_adj);
241
242 /* Add duration of FC_SYNC_RST */
243 wait = ((reg >> XENON_FC_SYNC_RST_DURATION_SHIFT) &
244 XENON_FC_SYNC_RST_DURATION_MASK);
245 /* Add interval between FC_SYNC_EN and FC_SYNC_RST */
246 wait += ((reg >> XENON_FC_SYNC_RST_EN_DURATION_SHIFT) &
247 XENON_FC_SYNC_RST_EN_DURATION_MASK);
248 /* Add duration of asserting FC_SYNC_EN */
249 wait += ((reg >> XENON_FC_SYNC_EN_DURATION_SHIFT) &
250 XENON_FC_SYNC_EN_DURATION_MASK);
251 /* Add duration of waiting for PHY */
252 wait += ((reg >> XENON_WAIT_CYCLE_BEFORE_USING_SHIFT) &
253 XENON_WAIT_CYCLE_BEFORE_USING_MASK);
254 /* 4 additional bus clock and 4 AXI bus clock are required */
255 wait += 8;
256 wait <<= 20;
257
258 clock = host->clock;
259 if (!clock)
260 /* Use the possibly slowest bus frequency value */
261 clock = XENON_LOWEST_SDCLK_FREQ;
262 /* get the wait time */
263 wait /= clock;
264 wait++;
265 /* wait for host eMMC PHY init completes */
266 udelay(wait);
267
268 reg = sdhci_readl(host, phy_regs->timing_adj);
269 reg &= XENON_PHY_INITIALIZAION;
270 if (reg) {
271 dev_err(mmc_dev(host->mmc), "eMMC PHY init cannot complete after %d us\n",
272 wait);
273 return -ETIMEDOUT;
274 }
275
276 return 0;
277}
278
279#define ARMADA_3700_SOC_PAD_1_8V 0x1
280#define ARMADA_3700_SOC_PAD_3_3V 0x0
281
282static void armada_3700_soc_pad_voltage_set(struct sdhci_host *host,
283 unsigned char signal_voltage)
284{
285 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
286 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
287 struct xenon_emmc_phy_params *params = priv->phy_params;
288
289 if (params->pad_ctrl.pad_type == SOC_PAD_FIXED_1_8V) {
290 writel(ARMADA_3700_SOC_PAD_1_8V, params->pad_ctrl.reg);
291 } else if (params->pad_ctrl.pad_type == SOC_PAD_SD) {
292 if (signal_voltage == MMC_SIGNAL_VOLTAGE_180)
293 writel(ARMADA_3700_SOC_PAD_1_8V, params->pad_ctrl.reg);
294 else if (signal_voltage == MMC_SIGNAL_VOLTAGE_330)
295 writel(ARMADA_3700_SOC_PAD_3_3V, params->pad_ctrl.reg);
296 }
297}
298
299/*
300 * Set SoC PHY voltage PAD control register,
301 * according to the operation voltage on PAD.
302 * The detailed operation depends on SoC implementation.
303 */
304static void xenon_emmc_phy_set_soc_pad(struct sdhci_host *host,
305 unsigned char signal_voltage)
306{
307 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
308 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
309 struct xenon_emmc_phy_params *params = priv->phy_params;
310
311 if (!params->pad_ctrl.reg)
312 return;
313
314 if (params->pad_ctrl.set_soc_pad)
315 params->pad_ctrl.set_soc_pad(host, signal_voltage);
316}
317
318/*
319 * Enable eMMC PHY HW DLL
320 * DLL should be enabled and stable before HS200/SDR104 tuning,
321 * and before HS400 data strobe setting.
322 */
323static int xenon_emmc_phy_enable_dll(struct sdhci_host *host)
324{
325 u32 reg;
326 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
327 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
328 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
329 ktime_t timeout;
330
331 if (WARN_ON(host->clock <= MMC_HIGH_52_MAX_DTR))
332 return -EINVAL;
333
334 reg = sdhci_readl(host, phy_regs->dll_ctrl);
335 if (reg & XENON_DLL_ENABLE)
336 return 0;
337
338 /* Enable DLL */
339 reg = sdhci_readl(host, phy_regs->dll_ctrl);
340 reg |= (XENON_DLL_ENABLE | XENON_DLL_FAST_LOCK);
341
342 /*
343 * Set Phase as 90 degree, which is most common value.
344 * Might set another value if necessary.
345 * The granularity is 1 degree.
346 */
347 reg &= ~((XENON_DLL_PHASE_MASK << XENON_DLL_PHSEL0_SHIFT) |
348 (XENON_DLL_PHASE_MASK << XENON_DLL_PHSEL1_SHIFT));
349 reg |= ((XENON_DLL_PHASE_90_DEGREE << XENON_DLL_PHSEL0_SHIFT) |
350 (XENON_DLL_PHASE_90_DEGREE << XENON_DLL_PHSEL1_SHIFT));
351
352 reg &= ~XENON_DLL_BYPASS_EN;
353 reg |= phy_regs->dll_update;
354 if (priv->phy_type == EMMC_5_1_PHY)
355 reg &= ~XENON_DLL_REFCLK_SEL;
356 sdhci_writel(host, reg, phy_regs->dll_ctrl);
357
358 /* Wait max 32 ms */
359 timeout = ktime_add_ms(ktime_get(), 32);
360 while (!(sdhci_readw(host, XENON_SLOT_EXT_PRESENT_STATE) &
361 XENON_DLL_LOCK_STATE)) {
362 if (ktime_after(ktime_get(), timeout)) {
363 dev_err(mmc_dev(host->mmc), "Wait for DLL Lock time-out\n");
364 return -ETIMEDOUT;
365 }
366 udelay(100);
367 }
368 return 0;
369}
370
371/*
372 * Config to eMMC PHY to prepare for tuning.
373 * Enable HW DLL and set the TUNING_STEP
374 */
375static int xenon_emmc_phy_config_tuning(struct sdhci_host *host)
376{
377 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
378 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
379 struct xenon_emmc_phy_params *params = priv->phy_params;
380 u32 reg, tuning_step;
381 int ret;
382
383 if (host->clock <= MMC_HIGH_52_MAX_DTR)
384 return -EINVAL;
385
386 ret = xenon_emmc_phy_enable_dll(host);
387 if (ret)
388 return ret;
389
390 /* Achieve TUNING_STEP with HW DLL help */
391 reg = sdhci_readl(host, XENON_SLOT_DLL_CUR_DLY_VAL);
392 tuning_step = reg / params->tun_step_divider;
393 if (unlikely(tuning_step > XENON_TUNING_STEP_MASK)) {
394 dev_warn(mmc_dev(host->mmc),
395 "HS200 TUNING_STEP %d is larger than MAX value\n",
396 tuning_step);
397 tuning_step = XENON_TUNING_STEP_MASK;
398 }
399
400 /* Set TUNING_STEP for later tuning */
401 reg = sdhci_readl(host, XENON_SLOT_OP_STATUS_CTRL);
402 reg &= ~(XENON_TUN_CONSECUTIVE_TIMES_MASK <<
403 XENON_TUN_CONSECUTIVE_TIMES_SHIFT);
404 reg |= (params->nr_tun_times << XENON_TUN_CONSECUTIVE_TIMES_SHIFT);
405 reg &= ~(XENON_TUNING_STEP_MASK << XENON_TUNING_STEP_SHIFT);
406 reg |= (tuning_step << XENON_TUNING_STEP_SHIFT);
407 sdhci_writel(host, reg, XENON_SLOT_OP_STATUS_CTRL);
408
409 return 0;
410}
411
412static void xenon_emmc_phy_disable_strobe(struct sdhci_host *host)
413{
414 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
415 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
416 u32 reg;
417
418 /* Disable both SDHC Data Strobe and Enhanced Strobe */
419 reg = sdhci_readl(host, XENON_SLOT_EMMC_CTRL);
420 reg &= ~(XENON_ENABLE_DATA_STROBE | XENON_ENABLE_RESP_STROBE);
421 sdhci_writel(host, reg, XENON_SLOT_EMMC_CTRL);
422
423 /* Clear Strobe line Pull down or Pull up */
424 if (priv->phy_type == EMMC_5_0_PHY) {
425 reg = sdhci_readl(host, XENON_EMMC_5_0_PHY_PAD_CONTROL);
426 reg &= ~(XENON_EMMC5_FC_QSP_PD | XENON_EMMC5_FC_QSP_PU);
427 sdhci_writel(host, reg, XENON_EMMC_5_0_PHY_PAD_CONTROL);
428 } else {
429 reg = sdhci_readl(host, XENON_EMMC_PHY_PAD_CONTROL1);
430 reg &= ~(XENON_EMMC5_1_FC_QSP_PD | XENON_EMMC5_1_FC_QSP_PU);
431 sdhci_writel(host, reg, XENON_EMMC_PHY_PAD_CONTROL1);
432 }
433}
434
435/* Set HS400 Data Strobe and Enhanced Strobe */
436static void xenon_emmc_phy_strobe_delay_adj(struct sdhci_host *host)
437{
438 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
439 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
440 u32 reg;
441
442 if (WARN_ON(host->timing != MMC_TIMING_MMC_HS400))
443 return;
444
445 if (host->clock <= MMC_HIGH_52_MAX_DTR)
446 return;
447
448 dev_dbg(mmc_dev(host->mmc), "starts HS400 strobe delay adjustment\n");
449
450 xenon_emmc_phy_enable_dll(host);
451
452 /* Enable SDHC Data Strobe */
453 reg = sdhci_readl(host, XENON_SLOT_EMMC_CTRL);
454 reg |= XENON_ENABLE_DATA_STROBE;
455 /*
456 * Enable SDHC Enhanced Strobe if supported
457 * Xenon Enhanced Strobe should be enabled only when
458 * 1. card is in HS400 mode and
459 * 2. SDCLK is higher than 52MHz
460 * 3. DLL is enabled
461 */
462 if (host->mmc->ios.enhanced_strobe)
463 reg |= XENON_ENABLE_RESP_STROBE;
464 sdhci_writel(host, reg, XENON_SLOT_EMMC_CTRL);
465
466 /* Set Data Strobe Pull down */
467 if (priv->phy_type == EMMC_5_0_PHY) {
468 reg = sdhci_readl(host, XENON_EMMC_5_0_PHY_PAD_CONTROL);
469 reg |= XENON_EMMC5_FC_QSP_PD;
470 reg &= ~XENON_EMMC5_FC_QSP_PU;
471 sdhci_writel(host, reg, XENON_EMMC_5_0_PHY_PAD_CONTROL);
472 } else {
473 reg = sdhci_readl(host, XENON_EMMC_PHY_PAD_CONTROL1);
474 reg |= XENON_EMMC5_1_FC_QSP_PD;
475 reg &= ~XENON_EMMC5_1_FC_QSP_PU;
476 sdhci_writel(host, reg, XENON_EMMC_PHY_PAD_CONTROL1);
477 }
478}
479
480/*
481 * If eMMC PHY Slow Mode is required in lower speed mode (SDCLK < 55MHz)
482 * in SDR mode, enable Slow Mode to bypass eMMC PHY.
483 * SDIO slower SDR mode also requires Slow Mode.
484 *
485 * If Slow Mode is enabled, return true.
486 * Otherwise, return false.
487 */
488static bool xenon_emmc_phy_slow_mode(struct sdhci_host *host,
489 unsigned char timing)
490{
491 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
492 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
493 struct xenon_emmc_phy_params *params = priv->phy_params;
494 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
495 u32 reg;
496 int ret;
497
498 if (host->clock > MMC_HIGH_52_MAX_DTR)
499 return false;
500
501 reg = sdhci_readl(host, phy_regs->timing_adj);
502 /* When in slower SDR mode, enable Slow Mode for SDIO
503 * or when Slow Mode flag is set
504 */
505 switch (timing) {
506 case MMC_TIMING_LEGACY:
507 /*
508 * If Slow Mode is required, enable Slow Mode by default
509 * in early init phase to avoid any potential issue.
510 */
511 if (params->slow_mode) {
512 reg |= XENON_TIMING_ADJUST_SLOW_MODE;
513 ret = true;
514 } else {
515 reg &= ~XENON_TIMING_ADJUST_SLOW_MODE;
516 ret = false;
517 }
518 break;
519 case MMC_TIMING_UHS_SDR25:
520 case MMC_TIMING_UHS_SDR12:
521 case MMC_TIMING_SD_HS:
522 case MMC_TIMING_MMC_HS:
523 if ((priv->init_card_type == MMC_TYPE_SDIO) ||
524 params->slow_mode) {
525 reg |= XENON_TIMING_ADJUST_SLOW_MODE;
526 ret = true;
527 break;
528 }
529 default:
530 reg &= ~XENON_TIMING_ADJUST_SLOW_MODE;
531 ret = false;
532 }
533
534 sdhci_writel(host, reg, phy_regs->timing_adj);
535 return ret;
536}
537
538/*
539 * Set-up eMMC 5.0/5.1 PHY.
540 * Specific configuration depends on the current speed mode in use.
541 */
542static void xenon_emmc_phy_set(struct sdhci_host *host,
543 unsigned char timing)
544{
545 u32 reg;
546 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
547 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
548 struct xenon_emmc_phy_params *params = priv->phy_params;
549 struct xenon_emmc_phy_regs *phy_regs = priv->emmc_phy_regs;
550
551 dev_dbg(mmc_dev(host->mmc), "eMMC PHY setting starts\n");
552
553 /* Setup pad, set bit[28] and bits[26:24] */
554 reg = sdhci_readl(host, phy_regs->pad_ctrl);
555 reg |= (XENON_FC_DQ_RECEN | XENON_FC_CMD_RECEN |
556 XENON_FC_QSP_RECEN | XENON_OEN_QSN);
557 /* All FC_XX_RECEIVCE should be set as CMOS Type */
558 reg |= XENON_FC_ALL_CMOS_RECEIVER;
559 sdhci_writel(host, reg, phy_regs->pad_ctrl);
560
561 /* Set CMD and DQ Pull Up */
562 if (priv->phy_type == EMMC_5_0_PHY) {
563 reg = sdhci_readl(host, XENON_EMMC_5_0_PHY_PAD_CONTROL);
564 reg |= (XENON_EMMC5_FC_CMD_PU | XENON_EMMC5_FC_DQ_PU);
565 reg &= ~(XENON_EMMC5_FC_CMD_PD | XENON_EMMC5_FC_DQ_PD);
566 sdhci_writel(host, reg, XENON_EMMC_5_0_PHY_PAD_CONTROL);
567 } else {
568 reg = sdhci_readl(host, XENON_EMMC_PHY_PAD_CONTROL1);
569 reg |= (XENON_EMMC5_1_FC_CMD_PU | XENON_EMMC5_1_FC_DQ_PU);
570 reg &= ~(XENON_EMMC5_1_FC_CMD_PD | XENON_EMMC5_1_FC_DQ_PD);
571 sdhci_writel(host, reg, XENON_EMMC_PHY_PAD_CONTROL1);
572 }
573
574 if (timing == MMC_TIMING_LEGACY) {
575 xenon_emmc_phy_slow_mode(host, timing);
576 goto phy_init;
577 }
578
579 /*
580 * If SDIO card, set SDIO Mode
581 * Otherwise, clear SDIO Mode
582 */
583 reg = sdhci_readl(host, phy_regs->timing_adj);
584 if (priv->init_card_type == MMC_TYPE_SDIO)
585 reg |= XENON_TIMING_ADJUST_SDIO_MODE;
586 else
587 reg &= ~XENON_TIMING_ADJUST_SDIO_MODE;
588 sdhci_writel(host, reg, phy_regs->timing_adj);
589
590 if (xenon_emmc_phy_slow_mode(host, timing))
591 goto phy_init;
592
593 /*
594 * Set preferred ZNR and ZPR value
595 * The ZNR and ZPR value vary between different boards.
596 * Define them both in sdhci-xenon-emmc-phy.h.
597 */
598 reg = sdhci_readl(host, phy_regs->pad_ctrl2);
599 reg &= ~((XENON_ZNR_MASK << XENON_ZNR_SHIFT) | XENON_ZPR_MASK);
600 reg |= ((params->znr << XENON_ZNR_SHIFT) | params->zpr);
601 sdhci_writel(host, reg, phy_regs->pad_ctrl2);
602
603 /*
604 * When setting EMMC_PHY_FUNC_CONTROL register,
605 * SD clock should be disabled
606 */
607 reg = sdhci_readl(host, SDHCI_CLOCK_CONTROL);
608 reg &= ~SDHCI_CLOCK_CARD_EN;
609 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL);
610
611 reg = sdhci_readl(host, phy_regs->func_ctrl);
612 switch (timing) {
613 case MMC_TIMING_MMC_HS400:
614 reg |= (XENON_DQ_DDR_MODE_MASK << XENON_DQ_DDR_MODE_SHIFT) |
615 XENON_CMD_DDR_MODE;
616 reg &= ~XENON_DQ_ASYNC_MODE;
617 break;
618 case MMC_TIMING_UHS_DDR50:
619 case MMC_TIMING_MMC_DDR52:
620 reg |= (XENON_DQ_DDR_MODE_MASK << XENON_DQ_DDR_MODE_SHIFT) |
621 XENON_CMD_DDR_MODE | XENON_DQ_ASYNC_MODE;
622 break;
623 default:
624 reg &= ~((XENON_DQ_DDR_MODE_MASK << XENON_DQ_DDR_MODE_SHIFT) |
625 XENON_CMD_DDR_MODE);
626 reg |= XENON_DQ_ASYNC_MODE;
627 }
628 sdhci_writel(host, reg, phy_regs->func_ctrl);
629
630 /* Enable bus clock */
631 reg = sdhci_readl(host, SDHCI_CLOCK_CONTROL);
632 reg |= SDHCI_CLOCK_CARD_EN;
633 sdhci_writew(host, reg, SDHCI_CLOCK_CONTROL);
634
635 if (timing == MMC_TIMING_MMC_HS400)
636 /* Hardware team recommend a value for HS400 */
637 sdhci_writel(host, phy_regs->logic_timing_val,
638 phy_regs->logic_timing_adj);
639 else
640 xenon_emmc_phy_disable_strobe(host);
641
642phy_init:
643 xenon_emmc_phy_init(host);
644
645 dev_dbg(mmc_dev(host->mmc), "eMMC PHY setting completes\n");
646}
647
648static int get_dt_pad_ctrl_data(struct sdhci_host *host,
649 struct device_node *np,
650 struct xenon_emmc_phy_params *params)
651{
652 int ret = 0;
653 const char *name;
654 struct resource iomem;
655
656 if (of_device_is_compatible(np, "marvell,armada-3700-sdhci"))
657 params->pad_ctrl.set_soc_pad = armada_3700_soc_pad_voltage_set;
658 else
659 return 0;
660
661 if (of_address_to_resource(np, 1, &iomem)) {
662 dev_err(mmc_dev(host->mmc), "Unable to find SoC PAD ctrl register address for %s\n",
663 np->name);
664 return -EINVAL;
665 }
666
667 params->pad_ctrl.reg = devm_ioremap_resource(mmc_dev(host->mmc),
668 &iomem);
669 if (IS_ERR(params->pad_ctrl.reg))
670 return PTR_ERR(params->pad_ctrl.reg);
671
672 ret = of_property_read_string(np, "marvell,pad-type", &name);
673 if (ret) {
674 dev_err(mmc_dev(host->mmc), "Unable to determine SoC PHY PAD ctrl type\n");
675 return ret;
676 }
677 if (!strcmp(name, "sd")) {
678 params->pad_ctrl.pad_type = SOC_PAD_SD;
679 } else if (!strcmp(name, "fixed-1-8v")) {
680 params->pad_ctrl.pad_type = SOC_PAD_FIXED_1_8V;
681 } else {
682 dev_err(mmc_dev(host->mmc), "Unsupported SoC PHY PAD ctrl type %s\n",
683 name);
684 return -EINVAL;
685 }
686
687 return ret;
688}
689
690static int xenon_emmc_phy_parse_param_dt(struct sdhci_host *host,
691 struct device_node *np,
692 struct xenon_emmc_phy_params *params)
693{
694 u32 value;
695
696 params->slow_mode = false;
697 if (of_property_read_bool(np, "marvell,xenon-phy-slow-mode"))
698 params->slow_mode = true;
699
700 params->znr = XENON_ZNR_DEF_VALUE;
701 if (!of_property_read_u32(np, "marvell,xenon-phy-znr", &value))
702 params->znr = value & XENON_ZNR_MASK;
703
704 params->zpr = XENON_ZPR_DEF_VALUE;
705 if (!of_property_read_u32(np, "marvell,xenon-phy-zpr", &value))
706 params->zpr = value & XENON_ZPR_MASK;
707
708 params->nr_tun_times = XENON_TUN_CONSECUTIVE_TIMES;
709 if (!of_property_read_u32(np, "marvell,xenon-phy-nr-success-tun",
710 &value))
711 params->nr_tun_times = value & XENON_TUN_CONSECUTIVE_TIMES_MASK;
712
713 params->tun_step_divider = XENON_TUNING_STEP_DIVIDER;
714 if (!of_property_read_u32(np, "marvell,xenon-phy-tun-step-divider",
715 &value))
716 params->tun_step_divider = value & 0xFF;
717
718 return get_dt_pad_ctrl_data(host, np, params);
719}
720
721/* Set SoC PHY Voltage PAD */
722void xenon_soc_pad_ctrl(struct sdhci_host *host,
723 unsigned char signal_voltage)
724{
725 xenon_emmc_phy_set_soc_pad(host, signal_voltage);
726}
727
728/*
729 * Setting PHY when card is working in High Speed Mode.
730 * HS400 set Data Strobe and Enhanced Strobe if it is supported.
731 * HS200/SDR104 set tuning config to prepare for tuning.
732 */
733static int xenon_hs_delay_adj(struct sdhci_host *host)
734{
735 int ret = 0;
736
737 if (WARN_ON(host->clock <= XENON_DEFAULT_SDCLK_FREQ))
738 return -EINVAL;
739
740 switch (host->timing) {
741 case MMC_TIMING_MMC_HS400:
742 xenon_emmc_phy_strobe_delay_adj(host);
743 return 0;
744 case MMC_TIMING_MMC_HS200:
745 case MMC_TIMING_UHS_SDR104:
746 return xenon_emmc_phy_config_tuning(host);
747 case MMC_TIMING_MMC_DDR52:
748 case MMC_TIMING_UHS_DDR50:
749 /*
750 * DDR Mode requires driver to scan Sampling Fixed Delay Line,
751 * to find out a perfect operation sampling point.
752 * It is hard to implement such a scan in host driver
753 * since initiating commands by host driver is not safe.
754 * Thus so far just keep PHY Sampling Fixed Delay in
755 * default value of DDR mode.
756 *
757 * If any timing issue occurs in DDR mode on Marvell products,
758 * please contact maintainer for internal support in Marvell.
759 */
760 dev_warn_once(mmc_dev(host->mmc), "Timing issue might occur in DDR mode\n");
761 return 0;
762 }
763
764 return ret;
765}
766
767/*
768 * Adjust PHY setting.
769 * PHY setting should be adjusted when SDCLK frequency, Bus Width
770 * or Speed Mode is changed.
771 * Additional config are required when card is working in High Speed mode,
772 * after leaving Legacy Mode.
773 */
774int xenon_phy_adj(struct sdhci_host *host, struct mmc_ios *ios)
775{
776 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
777 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
778 int ret = 0;
779
780 if (!host->clock) {
781 priv->clock = 0;
782 return 0;
783 }
784
785 /*
786 * The timing, frequency or bus width is changed,
787 * better to set eMMC PHY based on current setting
788 * and adjust Xenon SDHC delay.
789 */
790 if ((host->clock == priv->clock) &&
791 (ios->bus_width == priv->bus_width) &&
792 (ios->timing == priv->timing))
793 return 0;
794
795 xenon_emmc_phy_set(host, ios->timing);
796
797 /* Update the record */
798 priv->bus_width = ios->bus_width;
799
800 priv->timing = ios->timing;
801 priv->clock = host->clock;
802
803 /* Legacy mode is a special case */
804 if (ios->timing == MMC_TIMING_LEGACY)
805 return 0;
806
807 if (host->clock > XENON_DEFAULT_SDCLK_FREQ)
808 ret = xenon_hs_delay_adj(host);
809 return ret;
810}
811
812static int xenon_add_phy(struct device_node *np, struct sdhci_host *host,
813 const char *phy_name)
814{
815 struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
816 struct xenon_priv *priv = sdhci_pltfm_priv(pltfm_host);
817 int i, ret;
818
819 for (i = 0; i < NR_PHY_TYPES; i++) {
820 if (!strcmp(phy_name, phy_types[i])) {
821 priv->phy_type = i;
822 break;
823 }
824 }
825 if (i == NR_PHY_TYPES) {
826 dev_err(mmc_dev(host->mmc),
827 "Unable to determine PHY name %s. Use default eMMC 5.1 PHY\n",
828 phy_name);
829 priv->phy_type = EMMC_5_1_PHY;
830 }
831
832 ret = xenon_alloc_emmc_phy(host);
833 if (ret)
834 return ret;
835
836 return xenon_emmc_phy_parse_param_dt(host, np, priv->phy_params);
837}
838
839int xenon_phy_parse_dt(struct device_node *np, struct sdhci_host *host)
840{
841 const char *phy_type = NULL;
842
843 if (!of_property_read_string(np, "marvell,xenon-phy-type", &phy_type))
844 return xenon_add_phy(np, host, phy_type);
845
846 return xenon_add_phy(np, host, "emmc 5.1 phy");
847}