Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * DTS file for all SPEAr1340 SoCs
4 *
5 * Copyright 2012 Viresh Kumar <vireshk@kernel.org>
6 */
7
8/include/ "spear13xx.dtsi"
9
10/ {
11 compatible = "st,spear1340";
12
13 ahb {
14
15 spics: spics@e0700000{
16 compatible = "st,spear-spics-gpio";
17 reg = <0xe0700000 0x1000>;
18 st-spics,peripcfg-reg = <0x42c>;
19 st-spics,sw-enable-bit = <21>;
20 st-spics,cs-value-bit = <20>;
21 st-spics,cs-enable-mask = <3>;
22 st-spics,cs-enable-shift = <18>;
23 gpio-controller;
24 #gpio-cells = <2>;
25 status = "disabled";
26 };
27
28 miphy0: miphy@eb800000 {
29 compatible = "st,spear1340-miphy";
30 reg = <0xeb800000 0x4000>;
31 misc = <&misc>;
32 #phy-cells = <1>;
33 status = "disabled";
34 };
35
36 ahci0: ahci@b1000000 {
37 compatible = "snps,spear-ahci";
38 reg = <0xb1000000 0x10000>;
39 interrupts = <0 72 0x4>;
40 phys = <&miphy0 0>;
41 phy-names = "sata-phy";
42 status = "disabled";
43 };
44
45 pcie0: pcie@b1000000 {
46 compatible = "st,spear1340-pcie", "snps,dw-pcie";
47 reg = <0xb1000000 0x4000>, <0x80000000 0x20000>;
48 reg-names = "dbi", "config";
49 interrupts = <0 68 0x4>;
50 num-lanes = <1>;
51 phys = <&miphy0 1>;
52 phy-names = "pcie-phy";
53 #address-cells = <3>;
54 #size-cells = <2>;
55 device_type = "pci";
56 ranges = <0x81000000 0 0 0x80020000 0 0x00010000 /* downstream I/O */
57 0x82000000 0 0x80030000 0xc0030000 0 0x0ffd0000>; /* non-prefetchable memory */
58 bus-range = <0x00 0xff>;
59 status = "disabled";
60 };
61
62 i2s-play@b2400000 {
63 compatible = "snps,designware-i2s";
64 reg = <0xb2400000 0x10000>;
65 interrupt-names = "play_irq";
66 interrupts = <0 98 0x4
67 0 99 0x4>;
68 play;
69 channel = <8>;
70 status = "disabled";
71 };
72
73 i2s-rec@b2000000 {
74 compatible = "snps,designware-i2s";
75 reg = <0xb2000000 0x10000>;
76 interrupt-names = "record_irq";
77 interrupts = <0 100 0x4
78 0 101 0x4>;
79 record;
80 channel = <8>;
81 status = "disabled";
82 };
83
84 pinmux: pinmux@e0700000 {
85 compatible = "st,spear1340-pinmux";
86 reg = <0xe0700000 0x1000>;
87 #gpio-range-cells = <3>;
88 };
89
90 pwm: pwm@e0180000 {
91 compatible = "st,spear13xx-pwm";
92 reg = <0xe0180000 0x1000>;
93 #pwm-cells = <2>;
94 status = "disabled";
95 };
96
97 spdif-in@d0100000 {
98 compatible = "st,spdif-in";
99 reg = < 0xd0100000 0x20000
100 0xd0110000 0x10000 >;
101 interrupts = <0 84 0x4>;
102 status = "disabled";
103 };
104
105 spdif-out@d0000000 {
106 compatible = "st,spdif-out";
107 reg = <0xd0000000 0x20000>;
108 interrupts = <0 85 0x4>;
109 status = "disabled";
110 };
111
112 spi1: spi@5d400000 {
113 compatible = "arm,pl022", "arm,primecell";
114 reg = <0x5d400000 0x1000>;
115 #address-cells = <1>;
116 #size-cells = <0>;
117 interrupts = <0 99 0x4>;
118 status = "disabled";
119 };
120
121 apb {
122 i2c1: i2c@b4000000 {
123 #address-cells = <1>;
124 #size-cells = <0>;
125 compatible = "snps,designware-i2c";
126 reg = <0xb4000000 0x1000>;
127 interrupts = <0 104 0x4>;
128 write-16bit;
129 status = "disabled";
130 };
131
132 serial@b4100000 {
133 compatible = "arm,pl011", "arm,primecell";
134 reg = <0xb4100000 0x1000>;
135 interrupts = <0 105 0x4>;
136 status = "disabled";
137 dmas = <&dwdma0 13 0 1>,
138 <&dwdma0 12 1 0>;
139 dma-names = "rx", "tx";
140 };
141
142 thermal@e07008c4 {
143 st,thermal-flags = <0x2a00>;
144 };
145
146 gpiopinctrl: gpio@e2800000 {
147 compatible = "st,spear-plgpio";
148 reg = <0xe2800000 0x1000>;
149 interrupts = <0 107 0x4>;
150 #interrupt-cells = <1>;
151 interrupt-controller;
152 gpio-controller;
153 #gpio-cells = <2>;
154 gpio-ranges = <&pinmux 0 0 252>;
155 status = "disabled";
156
157 st-plgpio,ngpio = <250>;
158 st-plgpio,wdata-reg = <0x40>;
159 st-plgpio,dir-reg = <0x00>;
160 st-plgpio,ie-reg = <0x80>;
161 st-plgpio,rdata-reg = <0x20>;
162 st-plgpio,mis-reg = <0xa0>;
163 st-plgpio,eit-reg = <0x60>;
164 };
165 };
166 };
167};
1/*
2 * DTS file for all SPEAr1340 SoCs
3 *
4 * Copyright 2012 Viresh Kumar <vireshk@kernel.org>
5 *
6 * The code contained herein is licensed under the GNU General Public
7 * License. You may obtain a copy of the GNU General Public License
8 * Version 2 or later at the following locations:
9 *
10 * http://www.opensource.org/licenses/gpl-license.html
11 * http://www.gnu.org/copyleft/gpl.html
12 */
13
14/include/ "spear13xx.dtsi"
15
16/ {
17 compatible = "st,spear1340";
18
19 ahb {
20
21 spics: spics@e0700000{
22 compatible = "st,spear-spics-gpio";
23 reg = <0xe0700000 0x1000>;
24 st-spics,peripcfg-reg = <0x42c>;
25 st-spics,sw-enable-bit = <21>;
26 st-spics,cs-value-bit = <20>;
27 st-spics,cs-enable-mask = <3>;
28 st-spics,cs-enable-shift = <18>;
29 gpio-controller;
30 #gpio-cells = <2>;
31 status = "disabled";
32 };
33
34 miphy0: miphy@eb800000 {
35 compatible = "st,spear1340-miphy";
36 reg = <0xeb800000 0x4000>;
37 misc = <&misc>;
38 #phy-cells = <1>;
39 status = "disabled";
40 };
41
42 ahci0: ahci@b1000000 {
43 compatible = "snps,spear-ahci";
44 reg = <0xb1000000 0x10000>;
45 interrupts = <0 72 0x4>;
46 phys = <&miphy0 0>;
47 phy-names = "sata-phy";
48 status = "disabled";
49 };
50
51 pcie0: pcie@b1000000 {
52 compatible = "st,spear1340-pcie", "snps,dw-pcie";
53 reg = <0xb1000000 0x4000>, <0x80000000 0x20000>;
54 reg-names = "dbi", "config";
55 interrupts = <0 68 0x4>;
56 interrupt-map-mask = <0 0 0 0>;
57 interrupt-map = <0x0 0 &gic 0 68 0x4>;
58 num-lanes = <1>;
59 phys = <&miphy0 1>;
60 phy-names = "pcie-phy";
61 #address-cells = <3>;
62 #size-cells = <2>;
63 device_type = "pci";
64 ranges = <0x81000000 0 0 0x80020000 0 0x00010000 /* downstream I/O */
65 0x82000000 0 0x80030000 0xc0030000 0 0x0ffd0000>; /* non-prefetchable memory */
66 bus-range = <0x00 0xff>;
67 status = "disabled";
68 };
69
70 i2s-play@b2400000 {
71 compatible = "snps,designware-i2s";
72 reg = <0xb2400000 0x10000>;
73 interrupt-names = "play_irq";
74 interrupts = <0 98 0x4
75 0 99 0x4>;
76 play;
77 channel = <8>;
78 status = "disabled";
79 };
80
81 i2s-rec@b2000000 {
82 compatible = "snps,designware-i2s";
83 reg = <0xb2000000 0x10000>;
84 interrupt-names = "record_irq";
85 interrupts = <0 100 0x4
86 0 101 0x4>;
87 record;
88 channel = <8>;
89 status = "disabled";
90 };
91
92 pinmux: pinmux@e0700000 {
93 compatible = "st,spear1340-pinmux";
94 reg = <0xe0700000 0x1000>;
95 #gpio-range-cells = <3>;
96 };
97
98 pwm: pwm@e0180000 {
99 compatible ="st,spear13xx-pwm";
100 reg = <0xe0180000 0x1000>;
101 #pwm-cells = <2>;
102 status = "disabled";
103 };
104
105 spdif-in@d0100000 {
106 compatible = "st,spdif-in";
107 reg = < 0xd0100000 0x20000
108 0xd0110000 0x10000 >;
109 interrupts = <0 84 0x4>;
110 status = "disabled";
111 };
112
113 spdif-out@d0000000 {
114 compatible = "st,spdif-out";
115 reg = <0xd0000000 0x20000>;
116 interrupts = <0 85 0x4>;
117 status = "disabled";
118 };
119
120 spi1: spi@5d400000 {
121 compatible = "arm,pl022", "arm,primecell";
122 reg = <0x5d400000 0x1000>;
123 #address-cells = <1>;
124 #size-cells = <0>;
125 interrupts = <0 99 0x4>;
126 status = "disabled";
127 };
128
129 apb {
130 i2c1: i2c@b4000000 {
131 #address-cells = <1>;
132 #size-cells = <0>;
133 compatible = "snps,designware-i2c";
134 reg = <0xb4000000 0x1000>;
135 interrupts = <0 104 0x4>;
136 write-16bit;
137 status = "disabled";
138 };
139
140 serial@b4100000 {
141 compatible = "arm,pl011", "arm,primecell";
142 reg = <0xb4100000 0x1000>;
143 interrupts = <0 105 0x4>;
144 status = "disabled";
145 dmas = <&dwdma0 12 0 1>,
146 <&dwdma0 13 1 0>;
147 dma-names = "tx", "rx";
148 };
149
150 thermal@e07008c4 {
151 st,thermal-flags = <0x2a00>;
152 };
153
154 gpiopinctrl: gpio@e2800000 {
155 compatible = "st,spear-plgpio";
156 reg = <0xe2800000 0x1000>;
157 interrupts = <0 107 0x4>;
158 #interrupt-cells = <1>;
159 interrupt-controller;
160 gpio-controller;
161 #gpio-cells = <2>;
162 gpio-ranges = <&pinmux 0 0 252>;
163 status = "disabled";
164
165 st-plgpio,ngpio = <250>;
166 st-plgpio,wdata-reg = <0x40>;
167 st-plgpio,dir-reg = <0x00>;
168 st-plgpio,ie-reg = <0x80>;
169 st-plgpio,rdata-reg = <0x20>;
170 st-plgpio,mis-reg = <0xa0>;
171 st-plgpio,eit-reg = <0x60>;
172 };
173 };
174 };
175};