Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Driver for the MMC / SD / SDIO IP found in:
4 *
5 * TC6393XB, TC6391XB, TC6387XB, T7L66XB, ASIC3, SH-Mobile SoCs
6 *
7 * Copyright (C) 2015-19 Renesas Electronics Corporation
8 * Copyright (C) 2016-19 Sang Engineering, Wolfram Sang
9 * Copyright (C) 2017 Horms Solutions, Simon Horman
10 * Copyright (C) 2011 Guennadi Liakhovetski
11 * Copyright (C) 2007 Ian Molton
12 * Copyright (C) 2004 Ian Molton
13 *
14 * This driver draws mainly on scattered spec sheets, Reverse engineering
15 * of the toshiba e800 SD driver and some parts of the 2.4 ASIC3 driver (4 bit
16 * support). (Further 4 bit support from a later datasheet).
17 *
18 * TODO:
19 * Investigate using a workqueue for PIO transfers
20 * Eliminate FIXMEs
21 * Better Power management
22 * Handle MMC errors better
23 * double buffer support
24 *
25 */
26
27#include <linux/delay.h>
28#include <linux/device.h>
29#include <linux/dma-mapping.h>
30#include <linux/highmem.h>
31#include <linux/interrupt.h>
32#include <linux/io.h>
33#include <linux/irq.h>
34#include <linux/mfd/tmio.h>
35#include <linux/mmc/card.h>
36#include <linux/mmc/host.h>
37#include <linux/mmc/mmc.h>
38#include <linux/mmc/slot-gpio.h>
39#include <linux/module.h>
40#include <linux/pagemap.h>
41#include <linux/platform_device.h>
42#include <linux/pm_qos.h>
43#include <linux/pm_runtime.h>
44#include <linux/regulator/consumer.h>
45#include <linux/mmc/sdio.h>
46#include <linux/scatterlist.h>
47#include <linux/sizes.h>
48#include <linux/spinlock.h>
49#include <linux/workqueue.h>
50
51#include "tmio_mmc.h"
52
53static inline void tmio_mmc_start_dma(struct tmio_mmc_host *host,
54 struct mmc_data *data)
55{
56 if (host->dma_ops)
57 host->dma_ops->start(host, data);
58}
59
60static inline void tmio_mmc_end_dma(struct tmio_mmc_host *host)
61{
62 if (host->dma_ops && host->dma_ops->end)
63 host->dma_ops->end(host);
64}
65
66static inline void tmio_mmc_enable_dma(struct tmio_mmc_host *host, bool enable)
67{
68 if (host->dma_ops)
69 host->dma_ops->enable(host, enable);
70}
71
72static inline void tmio_mmc_request_dma(struct tmio_mmc_host *host,
73 struct tmio_mmc_data *pdata)
74{
75 if (host->dma_ops) {
76 host->dma_ops->request(host, pdata);
77 } else {
78 host->chan_tx = NULL;
79 host->chan_rx = NULL;
80 }
81}
82
83static inline void tmio_mmc_release_dma(struct tmio_mmc_host *host)
84{
85 if (host->dma_ops)
86 host->dma_ops->release(host);
87}
88
89static inline void tmio_mmc_abort_dma(struct tmio_mmc_host *host)
90{
91 if (host->dma_ops)
92 host->dma_ops->abort(host);
93}
94
95static inline void tmio_mmc_dataend_dma(struct tmio_mmc_host *host)
96{
97 if (host->dma_ops)
98 host->dma_ops->dataend(host);
99}
100
101void tmio_mmc_enable_mmc_irqs(struct tmio_mmc_host *host, u32 i)
102{
103 host->sdcard_irq_mask &= ~(i & TMIO_MASK_IRQ);
104 sd_ctrl_write32_as_16_and_16(host, CTL_IRQ_MASK, host->sdcard_irq_mask);
105}
106EXPORT_SYMBOL_GPL(tmio_mmc_enable_mmc_irqs);
107
108void tmio_mmc_disable_mmc_irqs(struct tmio_mmc_host *host, u32 i)
109{
110 host->sdcard_irq_mask |= (i & TMIO_MASK_IRQ);
111 sd_ctrl_write32_as_16_and_16(host, CTL_IRQ_MASK, host->sdcard_irq_mask);
112}
113EXPORT_SYMBOL_GPL(tmio_mmc_disable_mmc_irqs);
114
115static void tmio_mmc_ack_mmc_irqs(struct tmio_mmc_host *host, u32 i)
116{
117 sd_ctrl_write32_as_16_and_16(host, CTL_STATUS, ~i);
118}
119
120static void tmio_mmc_init_sg(struct tmio_mmc_host *host, struct mmc_data *data)
121{
122 host->sg_len = data->sg_len;
123 host->sg_ptr = data->sg;
124 host->sg_orig = data->sg;
125 host->sg_off = 0;
126}
127
128static int tmio_mmc_next_sg(struct tmio_mmc_host *host)
129{
130 host->sg_ptr = sg_next(host->sg_ptr);
131 host->sg_off = 0;
132 return --host->sg_len;
133}
134
135#define CMDREQ_TIMEOUT 5000
136
137static void tmio_mmc_enable_sdio_irq(struct mmc_host *mmc, int enable)
138{
139 struct tmio_mmc_host *host = mmc_priv(mmc);
140
141 if (enable && !host->sdio_irq_enabled) {
142 u16 sdio_status;
143
144 /* Keep device active while SDIO irq is enabled */
145 pm_runtime_get_sync(mmc_dev(mmc));
146
147 host->sdio_irq_enabled = true;
148 host->sdio_irq_mask = TMIO_SDIO_MASK_ALL & ~TMIO_SDIO_STAT_IOIRQ;
149
150 /* Clear obsolete interrupts before enabling */
151 sdio_status = sd_ctrl_read16(host, CTL_SDIO_STATUS) & ~TMIO_SDIO_MASK_ALL;
152 if (host->pdata->flags & TMIO_MMC_SDIO_STATUS_SETBITS)
153 sdio_status |= TMIO_SDIO_SETBITS_MASK;
154 sd_ctrl_write16(host, CTL_SDIO_STATUS, sdio_status);
155
156 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask);
157 } else if (!enable && host->sdio_irq_enabled) {
158 host->sdio_irq_mask = TMIO_SDIO_MASK_ALL;
159 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask);
160
161 host->sdio_irq_enabled = false;
162 pm_runtime_mark_last_busy(mmc_dev(mmc));
163 pm_runtime_put_autosuspend(mmc_dev(mmc));
164 }
165}
166
167static void tmio_mmc_set_bus_width(struct tmio_mmc_host *host,
168 unsigned char bus_width)
169{
170 u16 reg = sd_ctrl_read16(host, CTL_SD_MEM_CARD_OPT)
171 & ~(CARD_OPT_WIDTH | CARD_OPT_WIDTH8);
172
173 /* reg now applies to MMC_BUS_WIDTH_4 */
174 if (bus_width == MMC_BUS_WIDTH_1)
175 reg |= CARD_OPT_WIDTH;
176 else if (bus_width == MMC_BUS_WIDTH_8)
177 reg |= CARD_OPT_WIDTH8;
178
179 sd_ctrl_write16(host, CTL_SD_MEM_CARD_OPT, reg);
180}
181
182static void tmio_mmc_reset(struct tmio_mmc_host *host, bool preserve)
183{
184 u16 card_opt, clk_ctrl, sdif_mode;
185
186 if (preserve) {
187 card_opt = sd_ctrl_read16(host, CTL_SD_MEM_CARD_OPT);
188 clk_ctrl = sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL);
189 if (host->pdata->flags & TMIO_MMC_MIN_RCAR2)
190 sdif_mode = sd_ctrl_read16(host, CTL_SDIF_MODE);
191 }
192
193 /* FIXME - should we set stop clock reg here */
194 sd_ctrl_write16(host, CTL_RESET_SD, 0x0000);
195 usleep_range(10000, 11000);
196 sd_ctrl_write16(host, CTL_RESET_SD, 0x0001);
197 usleep_range(10000, 11000);
198
199 tmio_mmc_abort_dma(host);
200
201 if (host->reset)
202 host->reset(host, preserve);
203
204 sd_ctrl_write32_as_16_and_16(host, CTL_IRQ_MASK, host->sdcard_irq_mask_all);
205 host->sdcard_irq_mask = host->sdcard_irq_mask_all;
206
207 if (host->native_hotplug)
208 tmio_mmc_enable_mmc_irqs(host,
209 TMIO_STAT_CARD_REMOVE | TMIO_STAT_CARD_INSERT);
210
211 tmio_mmc_set_bus_width(host, host->mmc->ios.bus_width);
212
213 if (host->pdata->flags & TMIO_MMC_SDIO_IRQ) {
214 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask);
215 sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0001);
216 }
217
218 if (preserve) {
219 sd_ctrl_write16(host, CTL_SD_MEM_CARD_OPT, card_opt);
220 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, clk_ctrl);
221 if (host->pdata->flags & TMIO_MMC_MIN_RCAR2)
222 sd_ctrl_write16(host, CTL_SDIF_MODE, sdif_mode);
223 }
224
225 if (host->mmc->card)
226 mmc_retune_needed(host->mmc);
227}
228
229static void tmio_mmc_reset_work(struct work_struct *work)
230{
231 struct tmio_mmc_host *host = container_of(work, struct tmio_mmc_host,
232 delayed_reset_work.work);
233 struct mmc_request *mrq;
234 unsigned long flags;
235
236 spin_lock_irqsave(&host->lock, flags);
237 mrq = host->mrq;
238
239 /*
240 * is request already finished? Since we use a non-blocking
241 * cancel_delayed_work(), it can happen, that a .set_ios() call preempts
242 * us, so, have to check for IS_ERR(host->mrq)
243 */
244 if (IS_ERR_OR_NULL(mrq) ||
245 time_is_after_jiffies(host->last_req_ts +
246 msecs_to_jiffies(CMDREQ_TIMEOUT))) {
247 spin_unlock_irqrestore(&host->lock, flags);
248 return;
249 }
250
251 dev_warn(&host->pdev->dev,
252 "timeout waiting for hardware interrupt (CMD%u)\n",
253 mrq->cmd->opcode);
254
255 if (host->data)
256 host->data->error = -ETIMEDOUT;
257 else if (host->cmd)
258 host->cmd->error = -ETIMEDOUT;
259 else
260 mrq->cmd->error = -ETIMEDOUT;
261
262 host->cmd = NULL;
263 host->data = NULL;
264
265 spin_unlock_irqrestore(&host->lock, flags);
266
267 tmio_mmc_reset(host, true);
268
269 /* Ready for new calls */
270 host->mrq = NULL;
271 mmc_request_done(host->mmc, mrq);
272}
273
274/* These are the bitmasks the tmio chip requires to implement the MMC response
275 * types. Note that R1 and R6 are the same in this scheme. */
276#define APP_CMD 0x0040
277#define RESP_NONE 0x0300
278#define RESP_R1 0x0400
279#define RESP_R1B 0x0500
280#define RESP_R2 0x0600
281#define RESP_R3 0x0700
282#define DATA_PRESENT 0x0800
283#define TRANSFER_READ 0x1000
284#define TRANSFER_MULTI 0x2000
285#define SECURITY_CMD 0x4000
286#define NO_CMD12_ISSUE 0x4000 /* TMIO_MMC_HAVE_CMD12_CTRL */
287
288static int tmio_mmc_start_command(struct tmio_mmc_host *host,
289 struct mmc_command *cmd)
290{
291 struct mmc_data *data = host->data;
292 int c = cmd->opcode;
293
294 switch (mmc_resp_type(cmd)) {
295 case MMC_RSP_NONE: c |= RESP_NONE; break;
296 case MMC_RSP_R1:
297 case MMC_RSP_R1_NO_CRC:
298 c |= RESP_R1; break;
299 case MMC_RSP_R1B: c |= RESP_R1B; break;
300 case MMC_RSP_R2: c |= RESP_R2; break;
301 case MMC_RSP_R3: c |= RESP_R3; break;
302 default:
303 pr_debug("Unknown response type %d\n", mmc_resp_type(cmd));
304 return -EINVAL;
305 }
306
307 host->cmd = cmd;
308
309/* FIXME - this seems to be ok commented out but the spec suggest this bit
310 * should be set when issuing app commands.
311 * if(cmd->flags & MMC_FLAG_ACMD)
312 * c |= APP_CMD;
313 */
314 if (data) {
315 c |= DATA_PRESENT;
316 if (data->blocks > 1) {
317 sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, TMIO_STOP_SEC);
318 c |= TRANSFER_MULTI;
319
320 /*
321 * Disable auto CMD12 at IO_RW_EXTENDED and
322 * SET_BLOCK_COUNT when doing multiple block transfer
323 */
324 if ((host->pdata->flags & TMIO_MMC_HAVE_CMD12_CTRL) &&
325 (cmd->opcode == SD_IO_RW_EXTENDED || host->mrq->sbc))
326 c |= NO_CMD12_ISSUE;
327 }
328 if (data->flags & MMC_DATA_READ)
329 c |= TRANSFER_READ;
330 }
331
332 tmio_mmc_enable_mmc_irqs(host, TMIO_MASK_CMD);
333
334 /* Fire off the command */
335 sd_ctrl_write32_as_16_and_16(host, CTL_ARG_REG, cmd->arg);
336 sd_ctrl_write16(host, CTL_SD_CMD, c);
337
338 return 0;
339}
340
341static void tmio_mmc_transfer_data(struct tmio_mmc_host *host,
342 unsigned short *buf,
343 unsigned int count)
344{
345 int is_read = host->data->flags & MMC_DATA_READ;
346 u8 *buf8;
347
348 /*
349 * Transfer the data
350 */
351 if (host->pdata->flags & TMIO_MMC_32BIT_DATA_PORT) {
352 u32 data = 0;
353 u32 *buf32 = (u32 *)buf;
354
355 if (is_read)
356 sd_ctrl_read32_rep(host, CTL_SD_DATA_PORT, buf32,
357 count >> 2);
358 else
359 sd_ctrl_write32_rep(host, CTL_SD_DATA_PORT, buf32,
360 count >> 2);
361
362 /* if count was multiple of 4 */
363 if (!(count & 0x3))
364 return;
365
366 buf32 += count >> 2;
367 count %= 4;
368
369 if (is_read) {
370 sd_ctrl_read32_rep(host, CTL_SD_DATA_PORT, &data, 1);
371 memcpy(buf32, &data, count);
372 } else {
373 memcpy(&data, buf32, count);
374 sd_ctrl_write32_rep(host, CTL_SD_DATA_PORT, &data, 1);
375 }
376
377 return;
378 }
379
380 if (is_read)
381 sd_ctrl_read16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1);
382 else
383 sd_ctrl_write16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1);
384
385 /* if count was even number */
386 if (!(count & 0x1))
387 return;
388
389 /* if count was odd number */
390 buf8 = (u8 *)(buf + (count >> 1));
391
392 /*
393 * FIXME
394 *
395 * driver and this function are assuming that
396 * it is used as little endian
397 */
398 if (is_read)
399 *buf8 = sd_ctrl_read16(host, CTL_SD_DATA_PORT) & 0xff;
400 else
401 sd_ctrl_write16(host, CTL_SD_DATA_PORT, *buf8);
402}
403
404/*
405 * This chip always returns (at least?) as much data as you ask for.
406 * I'm unsure what happens if you ask for less than a block. This should be
407 * looked into to ensure that a funny length read doesn't hose the controller.
408 */
409static void tmio_mmc_pio_irq(struct tmio_mmc_host *host)
410{
411 struct mmc_data *data = host->data;
412 void *sg_virt;
413 unsigned short *buf;
414 unsigned int count;
415
416 if (host->dma_on) {
417 pr_err("PIO IRQ in DMA mode!\n");
418 return;
419 } else if (!data) {
420 pr_debug("Spurious PIO IRQ\n");
421 return;
422 }
423
424 sg_virt = kmap_local_page(sg_page(host->sg_ptr));
425 buf = (unsigned short *)(sg_virt + host->sg_ptr->offset + host->sg_off);
426
427 count = host->sg_ptr->length - host->sg_off;
428 if (count > data->blksz)
429 count = data->blksz;
430
431 pr_debug("count: %08x offset: %08x flags %08x\n",
432 count, host->sg_off, data->flags);
433
434 /* Transfer the data */
435 tmio_mmc_transfer_data(host, buf, count);
436
437 host->sg_off += count;
438
439 kunmap_local(sg_virt);
440
441 if (host->sg_off == host->sg_ptr->length)
442 tmio_mmc_next_sg(host);
443}
444
445static void tmio_mmc_check_bounce_buffer(struct tmio_mmc_host *host)
446{
447 if (host->sg_ptr == &host->bounce_sg) {
448 void *sg_virt = kmap_local_page(sg_page(host->sg_orig));
449
450 memcpy(sg_virt + host->sg_orig->offset, host->bounce_buf,
451 host->bounce_sg.length);
452 kunmap_local(sg_virt);
453 }
454}
455
456/* needs to be called with host->lock held */
457void tmio_mmc_do_data_irq(struct tmio_mmc_host *host)
458{
459 struct mmc_data *data = host->data;
460 struct mmc_command *stop;
461
462 host->data = NULL;
463
464 if (!data) {
465 dev_warn(&host->pdev->dev, "Spurious data end IRQ\n");
466 return;
467 }
468 stop = data->stop;
469
470 /* FIXME - return correct transfer count on errors */
471 if (!data->error)
472 data->bytes_xfered = data->blocks * data->blksz;
473 else
474 data->bytes_xfered = 0;
475
476 pr_debug("Completed data request\n");
477
478 /*
479 * FIXME: other drivers allow an optional stop command of any given type
480 * which we dont do, as the chip can auto generate them.
481 * Perhaps we can be smarter about when to use auto CMD12 and
482 * only issue the auto request when we know this is the desired
483 * stop command, allowing fallback to the stop command the
484 * upper layers expect. For now, we do what works.
485 */
486
487 if (data->flags & MMC_DATA_READ) {
488 if (host->dma_on)
489 tmio_mmc_check_bounce_buffer(host);
490 dev_dbg(&host->pdev->dev, "Complete Rx request %p\n",
491 host->mrq);
492 } else {
493 dev_dbg(&host->pdev->dev, "Complete Tx request %p\n",
494 host->mrq);
495 }
496
497 if (stop && !host->mrq->sbc) {
498 if (stop->opcode != MMC_STOP_TRANSMISSION || stop->arg)
499 dev_err(&host->pdev->dev, "unsupported stop: CMD%u,0x%x. We did CMD12,0\n",
500 stop->opcode, stop->arg);
501
502 /* fill in response from auto CMD12 */
503 stop->resp[0] = sd_ctrl_read16_and_16_as_32(host, CTL_RESPONSE);
504
505 sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0);
506 }
507
508 schedule_work(&host->done);
509}
510EXPORT_SYMBOL_GPL(tmio_mmc_do_data_irq);
511
512static void tmio_mmc_data_irq(struct tmio_mmc_host *host, unsigned int stat)
513{
514 struct mmc_data *data;
515
516 spin_lock(&host->lock);
517 data = host->data;
518
519 if (!data)
520 goto out;
521
522 if (stat & TMIO_STAT_DATATIMEOUT)
523 data->error = -ETIMEDOUT;
524 else if (stat & TMIO_STAT_CRCFAIL || stat & TMIO_STAT_STOPBIT_ERR ||
525 stat & TMIO_STAT_TXUNDERRUN)
526 data->error = -EILSEQ;
527 if (host->dma_on && (data->flags & MMC_DATA_WRITE)) {
528 u32 status = sd_ctrl_read16_and_16_as_32(host, CTL_STATUS);
529 bool done = false;
530
531 /*
532 * Has all data been written out yet? Testing on SuperH showed,
533 * that in most cases the first interrupt comes already with the
534 * BUSY status bit clear, but on some operations, like mount or
535 * in the beginning of a write / sync / umount, there is one
536 * DATAEND interrupt with the BUSY bit set, in this cases
537 * waiting for one more interrupt fixes the problem.
538 */
539 if (host->pdata->flags & TMIO_MMC_HAS_IDLE_WAIT) {
540 if (status & TMIO_STAT_SCLKDIVEN)
541 done = true;
542 } else {
543 if (!(status & TMIO_STAT_CMD_BUSY))
544 done = true;
545 }
546
547 if (done) {
548 tmio_mmc_disable_mmc_irqs(host, TMIO_STAT_DATAEND);
549 tmio_mmc_dataend_dma(host);
550 }
551 } else if (host->dma_on && (data->flags & MMC_DATA_READ)) {
552 tmio_mmc_disable_mmc_irqs(host, TMIO_STAT_DATAEND);
553 tmio_mmc_dataend_dma(host);
554 } else {
555 tmio_mmc_do_data_irq(host);
556 tmio_mmc_disable_mmc_irqs(host, TMIO_MASK_READOP | TMIO_MASK_WRITEOP);
557 }
558out:
559 spin_unlock(&host->lock);
560}
561
562static void tmio_mmc_cmd_irq(struct tmio_mmc_host *host, unsigned int stat)
563{
564 struct mmc_command *cmd = host->cmd;
565 int i, addr;
566
567 spin_lock(&host->lock);
568
569 if (!host->cmd) {
570 pr_debug("Spurious CMD irq\n");
571 goto out;
572 }
573
574 /* This controller is sicker than the PXA one. Not only do we need to
575 * drop the top 8 bits of the first response word, we also need to
576 * modify the order of the response for short response command types.
577 */
578
579 for (i = 3, addr = CTL_RESPONSE ; i >= 0 ; i--, addr += 4)
580 cmd->resp[i] = sd_ctrl_read16_and_16_as_32(host, addr);
581
582 if (cmd->flags & MMC_RSP_136) {
583 cmd->resp[0] = (cmd->resp[0] << 8) | (cmd->resp[1] >> 24);
584 cmd->resp[1] = (cmd->resp[1] << 8) | (cmd->resp[2] >> 24);
585 cmd->resp[2] = (cmd->resp[2] << 8) | (cmd->resp[3] >> 24);
586 cmd->resp[3] <<= 8;
587 } else if (cmd->flags & MMC_RSP_R3) {
588 cmd->resp[0] = cmd->resp[3];
589 }
590
591 if (stat & TMIO_STAT_CMDTIMEOUT)
592 cmd->error = -ETIMEDOUT;
593 else if ((stat & TMIO_STAT_CRCFAIL && cmd->flags & MMC_RSP_CRC) ||
594 stat & TMIO_STAT_STOPBIT_ERR ||
595 stat & TMIO_STAT_CMD_IDX_ERR)
596 cmd->error = -EILSEQ;
597
598 /* If there is data to handle we enable data IRQs here, and
599 * we will ultimatley finish the request in the data_end handler.
600 * If theres no data or we encountered an error, finish now.
601 */
602 if (host->data && (!cmd->error || cmd->error == -EILSEQ)) {
603 if (host->data->flags & MMC_DATA_READ) {
604 if (!host->dma_on) {
605 tmio_mmc_enable_mmc_irqs(host, TMIO_MASK_READOP);
606 } else {
607 tmio_mmc_disable_mmc_irqs(host,
608 TMIO_MASK_READOP);
609 tasklet_schedule(&host->dma_issue);
610 }
611 } else {
612 if (!host->dma_on) {
613 tmio_mmc_enable_mmc_irqs(host, TMIO_MASK_WRITEOP);
614 } else {
615 tmio_mmc_disable_mmc_irqs(host,
616 TMIO_MASK_WRITEOP);
617 tasklet_schedule(&host->dma_issue);
618 }
619 }
620 } else {
621 schedule_work(&host->done);
622 }
623
624out:
625 spin_unlock(&host->lock);
626}
627
628static bool __tmio_mmc_card_detect_irq(struct tmio_mmc_host *host,
629 int ireg, int status)
630{
631 struct mmc_host *mmc = host->mmc;
632
633 /* Card insert / remove attempts */
634 if (ireg & (TMIO_STAT_CARD_INSERT | TMIO_STAT_CARD_REMOVE)) {
635 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_CARD_INSERT |
636 TMIO_STAT_CARD_REMOVE);
637 if ((((ireg & TMIO_STAT_CARD_REMOVE) && mmc->card) ||
638 ((ireg & TMIO_STAT_CARD_INSERT) && !mmc->card)) &&
639 !work_pending(&mmc->detect.work))
640 mmc_detect_change(host->mmc, msecs_to_jiffies(100));
641 return true;
642 }
643
644 return false;
645}
646
647static bool __tmio_mmc_sdcard_irq(struct tmio_mmc_host *host, int ireg,
648 int status)
649{
650 /* Command completion */
651 if (ireg & (TMIO_STAT_CMDRESPEND | TMIO_STAT_CMDTIMEOUT)) {
652 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_CMDRESPEND |
653 TMIO_STAT_CMDTIMEOUT);
654 tmio_mmc_cmd_irq(host, status);
655 return true;
656 }
657
658 /* Data transfer */
659 if (ireg & (TMIO_STAT_RXRDY | TMIO_STAT_TXRQ)) {
660 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_RXRDY | TMIO_STAT_TXRQ);
661 tmio_mmc_pio_irq(host);
662 return true;
663 }
664
665 /* Data transfer completion */
666 if (ireg & TMIO_STAT_DATAEND) {
667 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_DATAEND);
668 tmio_mmc_data_irq(host, status);
669 return true;
670 }
671
672 if (host->dma_ops && host->dma_ops->dma_irq && host->dma_ops->dma_irq(host))
673 return true;
674
675 return false;
676}
677
678static bool __tmio_mmc_sdio_irq(struct tmio_mmc_host *host)
679{
680 struct mmc_host *mmc = host->mmc;
681 struct tmio_mmc_data *pdata = host->pdata;
682 unsigned int ireg, status;
683 unsigned int sdio_status;
684
685 if (!(pdata->flags & TMIO_MMC_SDIO_IRQ))
686 return false;
687
688 status = sd_ctrl_read16(host, CTL_SDIO_STATUS);
689 ireg = status & TMIO_SDIO_MASK_ALL & ~host->sdio_irq_mask;
690
691 sdio_status = status & ~TMIO_SDIO_MASK_ALL;
692 if (pdata->flags & TMIO_MMC_SDIO_STATUS_SETBITS)
693 sdio_status |= TMIO_SDIO_SETBITS_MASK;
694
695 sd_ctrl_write16(host, CTL_SDIO_STATUS, sdio_status);
696
697 if (mmc->caps & MMC_CAP_SDIO_IRQ && ireg & TMIO_SDIO_STAT_IOIRQ)
698 mmc_signal_sdio_irq(mmc);
699
700 return ireg;
701}
702
703irqreturn_t tmio_mmc_irq(int irq, void *devid)
704{
705 struct tmio_mmc_host *host = devid;
706 unsigned int ireg, status;
707
708 status = sd_ctrl_read16_and_16_as_32(host, CTL_STATUS);
709 ireg = status & TMIO_MASK_IRQ & ~host->sdcard_irq_mask;
710
711 /* Clear the status except the interrupt status */
712 sd_ctrl_write32_as_16_and_16(host, CTL_STATUS, TMIO_MASK_IRQ);
713
714 if (__tmio_mmc_card_detect_irq(host, ireg, status))
715 return IRQ_HANDLED;
716 if (__tmio_mmc_sdcard_irq(host, ireg, status))
717 return IRQ_HANDLED;
718
719 if (__tmio_mmc_sdio_irq(host))
720 return IRQ_HANDLED;
721
722 return IRQ_NONE;
723}
724EXPORT_SYMBOL_GPL(tmio_mmc_irq);
725
726static int tmio_mmc_start_data(struct tmio_mmc_host *host,
727 struct mmc_data *data)
728{
729 struct tmio_mmc_data *pdata = host->pdata;
730
731 pr_debug("setup data transfer: blocksize %08x nr_blocks %d\n",
732 data->blksz, data->blocks);
733
734 /* Some hardware cannot perform 2 byte requests in 4/8 bit mode */
735 if (host->mmc->ios.bus_width == MMC_BUS_WIDTH_4 ||
736 host->mmc->ios.bus_width == MMC_BUS_WIDTH_8) {
737 int blksz_2bytes = pdata->flags & TMIO_MMC_BLKSZ_2BYTES;
738
739 if (data->blksz < 2 || (data->blksz < 4 && !blksz_2bytes)) {
740 pr_err("%s: %d byte block unsupported in 4/8 bit mode\n",
741 mmc_hostname(host->mmc), data->blksz);
742 return -EINVAL;
743 }
744 }
745
746 tmio_mmc_init_sg(host, data);
747 host->data = data;
748 host->dma_on = false;
749
750 /* Set transfer length / blocksize */
751 sd_ctrl_write16(host, CTL_SD_XFER_LEN, data->blksz);
752 if (host->mmc->max_blk_count >= SZ_64K)
753 sd_ctrl_write32(host, CTL_XFER_BLK_COUNT, data->blocks);
754 else
755 sd_ctrl_write16(host, CTL_XFER_BLK_COUNT, data->blocks);
756
757 tmio_mmc_start_dma(host, data);
758
759 return 0;
760}
761
762static void tmio_process_mrq(struct tmio_mmc_host *host,
763 struct mmc_request *mrq)
764{
765 struct mmc_command *cmd;
766 int ret;
767
768 if (mrq->sbc && host->cmd != mrq->sbc) {
769 cmd = mrq->sbc;
770 } else {
771 cmd = mrq->cmd;
772 if (mrq->data) {
773 ret = tmio_mmc_start_data(host, mrq->data);
774 if (ret)
775 goto fail;
776 }
777 }
778
779 ret = tmio_mmc_start_command(host, cmd);
780 if (ret)
781 goto fail;
782
783 schedule_delayed_work(&host->delayed_reset_work,
784 msecs_to_jiffies(CMDREQ_TIMEOUT));
785 return;
786
787fail:
788 host->mrq = NULL;
789 mrq->cmd->error = ret;
790 mmc_request_done(host->mmc, mrq);
791}
792
793/* Process requests from the MMC layer */
794static void tmio_mmc_request(struct mmc_host *mmc, struct mmc_request *mrq)
795{
796 struct tmio_mmc_host *host = mmc_priv(mmc);
797 unsigned long flags;
798
799 spin_lock_irqsave(&host->lock, flags);
800
801 if (host->mrq) {
802 pr_debug("request not null\n");
803 if (IS_ERR(host->mrq)) {
804 spin_unlock_irqrestore(&host->lock, flags);
805 mrq->cmd->error = -EAGAIN;
806 mmc_request_done(mmc, mrq);
807 return;
808 }
809 }
810
811 host->last_req_ts = jiffies;
812 wmb();
813 host->mrq = mrq;
814
815 spin_unlock_irqrestore(&host->lock, flags);
816
817 tmio_process_mrq(host, mrq);
818}
819
820static void tmio_mmc_finish_request(struct tmio_mmc_host *host)
821{
822 struct mmc_request *mrq;
823 unsigned long flags;
824
825 spin_lock_irqsave(&host->lock, flags);
826
827 tmio_mmc_end_dma(host);
828
829 mrq = host->mrq;
830 if (IS_ERR_OR_NULL(mrq)) {
831 spin_unlock_irqrestore(&host->lock, flags);
832 return;
833 }
834
835 /* If not SET_BLOCK_COUNT, clear old data */
836 if (host->cmd != mrq->sbc) {
837 host->cmd = NULL;
838 host->data = NULL;
839 host->mrq = NULL;
840 }
841
842 cancel_delayed_work(&host->delayed_reset_work);
843
844 spin_unlock_irqrestore(&host->lock, flags);
845
846 if (mrq->cmd->error || (mrq->data && mrq->data->error)) {
847 tmio_mmc_ack_mmc_irqs(host, TMIO_MASK_IRQ); /* Clear all */
848 tmio_mmc_abort_dma(host);
849 }
850
851 /* Error means retune, but executed command was still successful */
852 if (host->check_retune && host->check_retune(host, mrq))
853 mmc_retune_needed(host->mmc);
854
855 /* If SET_BLOCK_COUNT, continue with main command */
856 if (host->mrq && !mrq->cmd->error) {
857 tmio_process_mrq(host, mrq);
858 return;
859 }
860
861 if (host->fixup_request)
862 host->fixup_request(host, mrq);
863
864 mmc_request_done(host->mmc, mrq);
865}
866
867static void tmio_mmc_done_work(struct work_struct *work)
868{
869 struct tmio_mmc_host *host = container_of(work, struct tmio_mmc_host,
870 done);
871 tmio_mmc_finish_request(host);
872}
873
874static void tmio_mmc_power_on(struct tmio_mmc_host *host, unsigned short vdd)
875{
876 struct mmc_host *mmc = host->mmc;
877 int ret = 0;
878
879 /* .set_ios() is returning void, so, no chance to report an error */
880
881 if (host->set_pwr)
882 host->set_pwr(host->pdev, 1);
883
884 if (!IS_ERR(mmc->supply.vmmc)) {
885 ret = mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, vdd);
886 /*
887 * Attention: empiric value. With a b43 WiFi SDIO card this
888 * delay proved necessary for reliable card-insertion probing.
889 * 100us were not enough. Is this the same 140us delay, as in
890 * tmio_mmc_set_ios()?
891 */
892 usleep_range(200, 300);
893 }
894 /*
895 * It seems, VccQ should be switched on after Vcc, this is also what the
896 * omap_hsmmc.c driver does.
897 */
898 if (!IS_ERR(mmc->supply.vqmmc) && !ret) {
899 ret = regulator_enable(mmc->supply.vqmmc);
900 usleep_range(200, 300);
901 }
902
903 if (ret < 0)
904 dev_dbg(&host->pdev->dev, "Regulators failed to power up: %d\n",
905 ret);
906}
907
908static void tmio_mmc_power_off(struct tmio_mmc_host *host)
909{
910 struct mmc_host *mmc = host->mmc;
911
912 if (!IS_ERR(mmc->supply.vqmmc))
913 regulator_disable(mmc->supply.vqmmc);
914
915 if (!IS_ERR(mmc->supply.vmmc))
916 mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, 0);
917
918 if (host->set_pwr)
919 host->set_pwr(host->pdev, 0);
920}
921
922static unsigned int tmio_mmc_get_timeout_cycles(struct tmio_mmc_host *host)
923{
924 u16 val = sd_ctrl_read16(host, CTL_SD_MEM_CARD_OPT);
925
926 val = (val & CARD_OPT_TOP_MASK) >> CARD_OPT_TOP_SHIFT;
927 return 1 << (13 + val);
928}
929
930static void tmio_mmc_max_busy_timeout(struct tmio_mmc_host *host)
931{
932 unsigned int clk_rate = host->mmc->actual_clock ?: host->mmc->f_max;
933
934 host->mmc->max_busy_timeout = host->get_timeout_cycles(host) /
935 (clk_rate / MSEC_PER_SEC);
936}
937
938/* Set MMC clock / power.
939 * Note: This controller uses a simple divider scheme therefore it cannot
940 * run a MMC card at full speed (20MHz). The max clock is 24MHz on SD, but as
941 * MMC wont run that fast, it has to be clocked at 12MHz which is the next
942 * slowest setting.
943 */
944static void tmio_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
945{
946 struct tmio_mmc_host *host = mmc_priv(mmc);
947 struct device *dev = &host->pdev->dev;
948 unsigned long flags;
949
950 mutex_lock(&host->ios_lock);
951
952 spin_lock_irqsave(&host->lock, flags);
953 if (host->mrq) {
954 if (IS_ERR(host->mrq)) {
955 dev_dbg(dev,
956 "%s.%d: concurrent .set_ios(), clk %u, mode %u\n",
957 current->comm, task_pid_nr(current),
958 ios->clock, ios->power_mode);
959 host->mrq = ERR_PTR(-EINTR);
960 } else {
961 dev_dbg(dev,
962 "%s.%d: CMD%u active since %lu, now %lu!\n",
963 current->comm, task_pid_nr(current),
964 host->mrq->cmd->opcode, host->last_req_ts,
965 jiffies);
966 }
967 spin_unlock_irqrestore(&host->lock, flags);
968
969 mutex_unlock(&host->ios_lock);
970 return;
971 }
972
973 host->mrq = ERR_PTR(-EBUSY);
974
975 spin_unlock_irqrestore(&host->lock, flags);
976
977 switch (ios->power_mode) {
978 case MMC_POWER_OFF:
979 tmio_mmc_power_off(host);
980 /* For R-Car Gen2+, we need to reset SDHI specific SCC */
981 if (host->pdata->flags & TMIO_MMC_MIN_RCAR2)
982 tmio_mmc_reset(host, false);
983
984 host->set_clock(host, 0);
985 break;
986 case MMC_POWER_UP:
987 tmio_mmc_power_on(host, ios->vdd);
988 host->set_clock(host, ios->clock);
989 tmio_mmc_set_bus_width(host, ios->bus_width);
990 break;
991 case MMC_POWER_ON:
992 host->set_clock(host, ios->clock);
993 tmio_mmc_set_bus_width(host, ios->bus_width);
994 break;
995 }
996
997 if (host->pdata->flags & TMIO_MMC_USE_BUSY_TIMEOUT)
998 tmio_mmc_max_busy_timeout(host);
999
1000 /* Let things settle. delay taken from winCE driver */
1001 usleep_range(140, 200);
1002 if (PTR_ERR(host->mrq) == -EINTR)
1003 dev_dbg(&host->pdev->dev,
1004 "%s.%d: IOS interrupted: clk %u, mode %u",
1005 current->comm, task_pid_nr(current),
1006 ios->clock, ios->power_mode);
1007 host->mrq = NULL;
1008
1009 host->clk_cache = ios->clock;
1010
1011 mutex_unlock(&host->ios_lock);
1012}
1013
1014static int tmio_mmc_get_ro(struct mmc_host *mmc)
1015{
1016 struct tmio_mmc_host *host = mmc_priv(mmc);
1017
1018 return !(sd_ctrl_read16_and_16_as_32(host, CTL_STATUS) &
1019 TMIO_STAT_WRPROTECT);
1020}
1021
1022static int tmio_mmc_get_cd(struct mmc_host *mmc)
1023{
1024 struct tmio_mmc_host *host = mmc_priv(mmc);
1025
1026 return !!(sd_ctrl_read16_and_16_as_32(host, CTL_STATUS) &
1027 TMIO_STAT_SIGSTATE);
1028}
1029
1030static int tmio_multi_io_quirk(struct mmc_card *card,
1031 unsigned int direction, int blk_size)
1032{
1033 struct tmio_mmc_host *host = mmc_priv(card->host);
1034
1035 if (host->multi_io_quirk)
1036 return host->multi_io_quirk(card, direction, blk_size);
1037
1038 return blk_size;
1039}
1040
1041static struct mmc_host_ops tmio_mmc_ops = {
1042 .request = tmio_mmc_request,
1043 .set_ios = tmio_mmc_set_ios,
1044 .get_ro = tmio_mmc_get_ro,
1045 .get_cd = tmio_mmc_get_cd,
1046 .enable_sdio_irq = tmio_mmc_enable_sdio_irq,
1047 .multi_io_quirk = tmio_multi_io_quirk,
1048};
1049
1050static int tmio_mmc_init_ocr(struct tmio_mmc_host *host)
1051{
1052 struct tmio_mmc_data *pdata = host->pdata;
1053 struct mmc_host *mmc = host->mmc;
1054 int err;
1055
1056 err = mmc_regulator_get_supply(mmc);
1057 if (err)
1058 return err;
1059
1060 /* use ocr_mask if no regulator */
1061 if (!mmc->ocr_avail)
1062 mmc->ocr_avail = pdata->ocr_mask;
1063
1064 /*
1065 * try again.
1066 * There is possibility that regulator has not been probed
1067 */
1068 if (!mmc->ocr_avail)
1069 return -EPROBE_DEFER;
1070
1071 return 0;
1072}
1073
1074static void tmio_mmc_of_parse(struct platform_device *pdev,
1075 struct mmc_host *mmc)
1076{
1077 const struct device_node *np = pdev->dev.of_node;
1078
1079 if (!np)
1080 return;
1081
1082 /*
1083 * DEPRECATED:
1084 * For new platforms, please use "disable-wp" instead of
1085 * "toshiba,mmc-wrprotect-disable"
1086 */
1087 if (of_get_property(np, "toshiba,mmc-wrprotect-disable", NULL))
1088 mmc->caps2 |= MMC_CAP2_NO_WRITE_PROTECT;
1089}
1090
1091struct tmio_mmc_host *tmio_mmc_host_alloc(struct platform_device *pdev,
1092 struct tmio_mmc_data *pdata)
1093{
1094 struct tmio_mmc_host *host;
1095 struct mmc_host *mmc;
1096 void __iomem *ctl;
1097 int ret;
1098
1099 ctl = devm_platform_ioremap_resource(pdev, 0);
1100 if (IS_ERR(ctl))
1101 return ERR_CAST(ctl);
1102
1103 mmc = mmc_alloc_host(sizeof(struct tmio_mmc_host), &pdev->dev);
1104 if (!mmc)
1105 return ERR_PTR(-ENOMEM);
1106
1107 host = mmc_priv(mmc);
1108 host->ctl = ctl;
1109 host->mmc = mmc;
1110 host->pdev = pdev;
1111 host->pdata = pdata;
1112 host->ops = tmio_mmc_ops;
1113 mmc->ops = &host->ops;
1114
1115 ret = mmc_of_parse(host->mmc);
1116 if (ret) {
1117 host = ERR_PTR(ret);
1118 goto free;
1119 }
1120
1121 tmio_mmc_of_parse(pdev, mmc);
1122
1123 platform_set_drvdata(pdev, host);
1124
1125 return host;
1126free:
1127 mmc_free_host(mmc);
1128
1129 return host;
1130}
1131EXPORT_SYMBOL_GPL(tmio_mmc_host_alloc);
1132
1133void tmio_mmc_host_free(struct tmio_mmc_host *host)
1134{
1135 mmc_free_host(host->mmc);
1136}
1137EXPORT_SYMBOL_GPL(tmio_mmc_host_free);
1138
1139int tmio_mmc_host_probe(struct tmio_mmc_host *_host)
1140{
1141 struct platform_device *pdev = _host->pdev;
1142 struct tmio_mmc_data *pdata = _host->pdata;
1143 struct mmc_host *mmc = _host->mmc;
1144 int ret;
1145
1146 /*
1147 * Check the sanity of mmc->f_min to prevent host->set_clock() from
1148 * looping forever...
1149 */
1150 if (mmc->f_min == 0)
1151 return -EINVAL;
1152
1153 if (!(pdata->flags & TMIO_MMC_HAS_IDLE_WAIT))
1154 _host->write16_hook = NULL;
1155
1156 if (pdata->flags & TMIO_MMC_USE_BUSY_TIMEOUT && !_host->get_timeout_cycles)
1157 _host->get_timeout_cycles = tmio_mmc_get_timeout_cycles;
1158
1159 _host->set_pwr = pdata->set_pwr;
1160
1161 ret = tmio_mmc_init_ocr(_host);
1162 if (ret < 0)
1163 return ret;
1164
1165 /*
1166 * Look for a card detect GPIO, if it fails with anything
1167 * else than a probe deferral, just live without it.
1168 */
1169 ret = mmc_gpiod_request_cd(mmc, "cd", 0, false, 0);
1170 if (ret == -EPROBE_DEFER)
1171 return ret;
1172
1173 mmc->caps |= MMC_CAP_4_BIT_DATA | pdata->capabilities;
1174 mmc->caps2 |= pdata->capabilities2;
1175 mmc->max_segs = pdata->max_segs ? : 32;
1176 mmc->max_blk_size = TMIO_MAX_BLK_SIZE;
1177 mmc->max_blk_count = pdata->max_blk_count ? :
1178 (PAGE_SIZE / mmc->max_blk_size) * mmc->max_segs;
1179 mmc->max_req_size = min_t(size_t,
1180 mmc->max_blk_size * mmc->max_blk_count,
1181 dma_max_mapping_size(&pdev->dev));
1182 mmc->max_seg_size = mmc->max_req_size;
1183
1184 if (mmc_can_gpio_ro(mmc))
1185 _host->ops.get_ro = mmc_gpio_get_ro;
1186
1187 if (mmc_can_gpio_cd(mmc))
1188 _host->ops.get_cd = mmc_gpio_get_cd;
1189
1190 /* must be set before tmio_mmc_reset() */
1191 _host->native_hotplug = !(mmc_can_gpio_cd(mmc) ||
1192 mmc->caps & MMC_CAP_NEEDS_POLL ||
1193 !mmc_card_is_removable(mmc));
1194
1195 /*
1196 * While using internal tmio hardware logic for card detection, we need
1197 * to ensure it stays powered for it to work.
1198 */
1199 if (_host->native_hotplug)
1200 pm_runtime_get_noresume(&pdev->dev);
1201
1202 _host->sdio_irq_enabled = false;
1203 if (pdata->flags & TMIO_MMC_SDIO_IRQ)
1204 _host->sdio_irq_mask = TMIO_SDIO_MASK_ALL;
1205
1206 if (!_host->sdcard_irq_mask_all)
1207 _host->sdcard_irq_mask_all = TMIO_MASK_ALL;
1208
1209 _host->set_clock(_host, 0);
1210 tmio_mmc_reset(_host, false);
1211
1212 spin_lock_init(&_host->lock);
1213 mutex_init(&_host->ios_lock);
1214
1215 /* Init delayed work for request timeouts */
1216 INIT_DELAYED_WORK(&_host->delayed_reset_work, tmio_mmc_reset_work);
1217 INIT_WORK(&_host->done, tmio_mmc_done_work);
1218
1219 /* See if we also get DMA */
1220 tmio_mmc_request_dma(_host, pdata);
1221
1222 pm_runtime_get_noresume(&pdev->dev);
1223 pm_runtime_set_active(&pdev->dev);
1224 pm_runtime_set_autosuspend_delay(&pdev->dev, 50);
1225 pm_runtime_use_autosuspend(&pdev->dev);
1226 pm_runtime_enable(&pdev->dev);
1227
1228 ret = mmc_add_host(mmc);
1229 if (ret)
1230 goto remove_host;
1231
1232 dev_pm_qos_expose_latency_limit(&pdev->dev, 100);
1233 pm_runtime_put(&pdev->dev);
1234
1235 return 0;
1236
1237remove_host:
1238 pm_runtime_put_noidle(&pdev->dev);
1239 tmio_mmc_host_remove(_host);
1240 return ret;
1241}
1242EXPORT_SYMBOL_GPL(tmio_mmc_host_probe);
1243
1244void tmio_mmc_host_remove(struct tmio_mmc_host *host)
1245{
1246 struct platform_device *pdev = host->pdev;
1247 struct mmc_host *mmc = host->mmc;
1248
1249 pm_runtime_get_sync(&pdev->dev);
1250
1251 if (host->pdata->flags & TMIO_MMC_SDIO_IRQ)
1252 sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0000);
1253
1254 dev_pm_qos_hide_latency_limit(&pdev->dev);
1255
1256 mmc_remove_host(mmc);
1257 cancel_work_sync(&host->done);
1258 cancel_delayed_work_sync(&host->delayed_reset_work);
1259 tmio_mmc_release_dma(host);
1260 tmio_mmc_disable_mmc_irqs(host, host->sdcard_irq_mask_all);
1261
1262 if (host->native_hotplug)
1263 pm_runtime_put_noidle(&pdev->dev);
1264
1265 pm_runtime_disable(&pdev->dev);
1266 pm_runtime_dont_use_autosuspend(&pdev->dev);
1267 pm_runtime_put_noidle(&pdev->dev);
1268}
1269EXPORT_SYMBOL_GPL(tmio_mmc_host_remove);
1270
1271#ifdef CONFIG_PM
1272static int tmio_mmc_clk_enable(struct tmio_mmc_host *host)
1273{
1274 if (!host->clk_enable)
1275 return -ENOTSUPP;
1276
1277 return host->clk_enable(host);
1278}
1279
1280static void tmio_mmc_clk_disable(struct tmio_mmc_host *host)
1281{
1282 if (host->clk_disable)
1283 host->clk_disable(host);
1284}
1285
1286int tmio_mmc_host_runtime_suspend(struct device *dev)
1287{
1288 struct tmio_mmc_host *host = dev_get_drvdata(dev);
1289
1290 tmio_mmc_disable_mmc_irqs(host, host->sdcard_irq_mask_all);
1291
1292 if (host->clk_cache)
1293 host->set_clock(host, 0);
1294
1295 tmio_mmc_clk_disable(host);
1296
1297 return 0;
1298}
1299EXPORT_SYMBOL_GPL(tmio_mmc_host_runtime_suspend);
1300
1301int tmio_mmc_host_runtime_resume(struct device *dev)
1302{
1303 struct tmio_mmc_host *host = dev_get_drvdata(dev);
1304
1305 tmio_mmc_clk_enable(host);
1306 tmio_mmc_reset(host, false);
1307
1308 if (host->clk_cache)
1309 host->set_clock(host, host->clk_cache);
1310
1311 tmio_mmc_enable_dma(host, true);
1312
1313 return 0;
1314}
1315EXPORT_SYMBOL_GPL(tmio_mmc_host_runtime_resume);
1316#endif
1317
1318MODULE_LICENSE("GPL v2");
1/*
2 * Driver for the MMC / SD / SDIO IP found in:
3 *
4 * TC6393XB, TC6391XB, TC6387XB, T7L66XB, ASIC3, SH-Mobile SoCs
5 *
6 * Copyright (C) 2015-17 Renesas Electronics Corporation
7 * Copyright (C) 2016-17 Sang Engineering, Wolfram Sang
8 * Copyright (C) 2017 Horms Solutions, Simon Horman
9 * Copyright (C) 2011 Guennadi Liakhovetski
10 * Copyright (C) 2007 Ian Molton
11 * Copyright (C) 2004 Ian Molton
12 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 *
17 * This driver draws mainly on scattered spec sheets, Reverse engineering
18 * of the toshiba e800 SD driver and some parts of the 2.4 ASIC3 driver (4 bit
19 * support). (Further 4 bit support from a later datasheet).
20 *
21 * TODO:
22 * Investigate using a workqueue for PIO transfers
23 * Eliminate FIXMEs
24 * Better Power management
25 * Handle MMC errors better
26 * double buffer support
27 *
28 */
29
30#include <linux/delay.h>
31#include <linux/device.h>
32#include <linux/highmem.h>
33#include <linux/interrupt.h>
34#include <linux/io.h>
35#include <linux/irq.h>
36#include <linux/mfd/tmio.h>
37#include <linux/mmc/card.h>
38#include <linux/mmc/host.h>
39#include <linux/mmc/mmc.h>
40#include <linux/mmc/slot-gpio.h>
41#include <linux/module.h>
42#include <linux/pagemap.h>
43#include <linux/platform_device.h>
44#include <linux/pm_qos.h>
45#include <linux/pm_runtime.h>
46#include <linux/regulator/consumer.h>
47#include <linux/mmc/sdio.h>
48#include <linux/scatterlist.h>
49#include <linux/spinlock.h>
50#include <linux/swiotlb.h>
51#include <linux/workqueue.h>
52
53#include "tmio_mmc.h"
54
55static inline void tmio_mmc_start_dma(struct tmio_mmc_host *host,
56 struct mmc_data *data)
57{
58 if (host->dma_ops)
59 host->dma_ops->start(host, data);
60}
61
62static inline void tmio_mmc_enable_dma(struct tmio_mmc_host *host, bool enable)
63{
64 if (host->dma_ops)
65 host->dma_ops->enable(host, enable);
66}
67
68static inline void tmio_mmc_request_dma(struct tmio_mmc_host *host,
69 struct tmio_mmc_data *pdata)
70{
71 if (host->dma_ops) {
72 host->dma_ops->request(host, pdata);
73 } else {
74 host->chan_tx = NULL;
75 host->chan_rx = NULL;
76 }
77}
78
79static inline void tmio_mmc_release_dma(struct tmio_mmc_host *host)
80{
81 if (host->dma_ops)
82 host->dma_ops->release(host);
83}
84
85static inline void tmio_mmc_abort_dma(struct tmio_mmc_host *host)
86{
87 if (host->dma_ops)
88 host->dma_ops->abort(host);
89}
90
91static inline void tmio_mmc_dataend_dma(struct tmio_mmc_host *host)
92{
93 if (host->dma_ops)
94 host->dma_ops->dataend(host);
95}
96
97void tmio_mmc_enable_mmc_irqs(struct tmio_mmc_host *host, u32 i)
98{
99 host->sdcard_irq_mask &= ~(i & TMIO_MASK_IRQ);
100 sd_ctrl_write32_as_16_and_16(host, CTL_IRQ_MASK, host->sdcard_irq_mask);
101}
102EXPORT_SYMBOL_GPL(tmio_mmc_enable_mmc_irqs);
103
104void tmio_mmc_disable_mmc_irqs(struct tmio_mmc_host *host, u32 i)
105{
106 host->sdcard_irq_mask |= (i & TMIO_MASK_IRQ);
107 sd_ctrl_write32_as_16_and_16(host, CTL_IRQ_MASK, host->sdcard_irq_mask);
108}
109EXPORT_SYMBOL_GPL(tmio_mmc_disable_mmc_irqs);
110
111static void tmio_mmc_ack_mmc_irqs(struct tmio_mmc_host *host, u32 i)
112{
113 sd_ctrl_write32_as_16_and_16(host, CTL_STATUS, ~i);
114}
115
116static void tmio_mmc_init_sg(struct tmio_mmc_host *host, struct mmc_data *data)
117{
118 host->sg_len = data->sg_len;
119 host->sg_ptr = data->sg;
120 host->sg_orig = data->sg;
121 host->sg_off = 0;
122}
123
124static int tmio_mmc_next_sg(struct tmio_mmc_host *host)
125{
126 host->sg_ptr = sg_next(host->sg_ptr);
127 host->sg_off = 0;
128 return --host->sg_len;
129}
130
131#define CMDREQ_TIMEOUT 5000
132
133static void tmio_mmc_enable_sdio_irq(struct mmc_host *mmc, int enable)
134{
135 struct tmio_mmc_host *host = mmc_priv(mmc);
136
137 if (enable && !host->sdio_irq_enabled) {
138 u16 sdio_status;
139
140 /* Keep device active while SDIO irq is enabled */
141 pm_runtime_get_sync(mmc_dev(mmc));
142
143 host->sdio_irq_enabled = true;
144 host->sdio_irq_mask = TMIO_SDIO_MASK_ALL & ~TMIO_SDIO_STAT_IOIRQ;
145
146 /* Clear obsolete interrupts before enabling */
147 sdio_status = sd_ctrl_read16(host, CTL_SDIO_STATUS) & ~TMIO_SDIO_MASK_ALL;
148 if (host->pdata->flags & TMIO_MMC_SDIO_STATUS_SETBITS)
149 sdio_status |= TMIO_SDIO_SETBITS_MASK;
150 sd_ctrl_write16(host, CTL_SDIO_STATUS, sdio_status);
151
152 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask);
153 } else if (!enable && host->sdio_irq_enabled) {
154 host->sdio_irq_mask = TMIO_SDIO_MASK_ALL;
155 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask);
156
157 host->sdio_irq_enabled = false;
158 pm_runtime_mark_last_busy(mmc_dev(mmc));
159 pm_runtime_put_autosuspend(mmc_dev(mmc));
160 }
161}
162
163static void tmio_mmc_clk_start(struct tmio_mmc_host *host)
164{
165 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, CLK_CTL_SCLKEN |
166 sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL));
167
168 /* HW engineers overrode docs: no sleep needed on R-Car2+ */
169 if (!(host->pdata->flags & TMIO_MMC_MIN_RCAR2))
170 usleep_range(10000, 11000);
171
172 if (host->pdata->flags & TMIO_MMC_HAVE_HIGH_REG) {
173 sd_ctrl_write16(host, CTL_CLK_AND_WAIT_CTL, 0x0100);
174 usleep_range(10000, 11000);
175 }
176}
177
178static void tmio_mmc_clk_stop(struct tmio_mmc_host *host)
179{
180 if (host->pdata->flags & TMIO_MMC_HAVE_HIGH_REG) {
181 sd_ctrl_write16(host, CTL_CLK_AND_WAIT_CTL, 0x0000);
182 usleep_range(10000, 11000);
183 }
184
185 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, ~CLK_CTL_SCLKEN &
186 sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL));
187
188 /* HW engineers overrode docs: no sleep needed on R-Car2+ */
189 if (!(host->pdata->flags & TMIO_MMC_MIN_RCAR2))
190 usleep_range(10000, 11000);
191}
192
193static void tmio_mmc_set_clock(struct tmio_mmc_host *host,
194 unsigned int new_clock)
195{
196 u32 clk = 0, clock;
197
198 if (new_clock == 0) {
199 tmio_mmc_clk_stop(host);
200 return;
201 }
202
203 if (host->clk_update)
204 clock = host->clk_update(host, new_clock) / 512;
205 else
206 clock = host->mmc->f_min;
207
208 for (clk = 0x80000080; new_clock >= (clock << 1); clk >>= 1)
209 clock <<= 1;
210
211 /* 1/1 clock is option */
212 if ((host->pdata->flags & TMIO_MMC_CLK_ACTUAL) && ((clk >> 22) & 0x1))
213 clk |= 0xff;
214
215 if (host->set_clk_div)
216 host->set_clk_div(host->pdev, (clk >> 22) & 1);
217
218 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, ~CLK_CTL_SCLKEN &
219 sd_ctrl_read16(host, CTL_SD_CARD_CLK_CTL));
220 sd_ctrl_write16(host, CTL_SD_CARD_CLK_CTL, clk & CLK_CTL_DIV_MASK);
221 if (!(host->pdata->flags & TMIO_MMC_MIN_RCAR2))
222 usleep_range(10000, 11000);
223
224 tmio_mmc_clk_start(host);
225}
226
227static void tmio_mmc_reset(struct tmio_mmc_host *host)
228{
229 /* FIXME - should we set stop clock reg here */
230 sd_ctrl_write16(host, CTL_RESET_SD, 0x0000);
231 if (host->pdata->flags & TMIO_MMC_HAVE_HIGH_REG)
232 sd_ctrl_write16(host, CTL_RESET_SDIO, 0x0000);
233 usleep_range(10000, 11000);
234 sd_ctrl_write16(host, CTL_RESET_SD, 0x0001);
235 if (host->pdata->flags & TMIO_MMC_HAVE_HIGH_REG)
236 sd_ctrl_write16(host, CTL_RESET_SDIO, 0x0001);
237 usleep_range(10000, 11000);
238
239 if (host->pdata->flags & TMIO_MMC_SDIO_IRQ) {
240 sd_ctrl_write16(host, CTL_SDIO_IRQ_MASK, host->sdio_irq_mask);
241 sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0001);
242 }
243
244}
245
246static void tmio_mmc_reset_work(struct work_struct *work)
247{
248 struct tmio_mmc_host *host = container_of(work, struct tmio_mmc_host,
249 delayed_reset_work.work);
250 struct mmc_request *mrq;
251 unsigned long flags;
252
253 spin_lock_irqsave(&host->lock, flags);
254 mrq = host->mrq;
255
256 /*
257 * is request already finished? Since we use a non-blocking
258 * cancel_delayed_work(), it can happen, that a .set_ios() call preempts
259 * us, so, have to check for IS_ERR(host->mrq)
260 */
261 if (IS_ERR_OR_NULL(mrq) ||
262 time_is_after_jiffies(host->last_req_ts +
263 msecs_to_jiffies(CMDREQ_TIMEOUT))) {
264 spin_unlock_irqrestore(&host->lock, flags);
265 return;
266 }
267
268 dev_warn(&host->pdev->dev,
269 "timeout waiting for hardware interrupt (CMD%u)\n",
270 mrq->cmd->opcode);
271
272 if (host->data)
273 host->data->error = -ETIMEDOUT;
274 else if (host->cmd)
275 host->cmd->error = -ETIMEDOUT;
276 else
277 mrq->cmd->error = -ETIMEDOUT;
278
279 host->cmd = NULL;
280 host->data = NULL;
281
282 spin_unlock_irqrestore(&host->lock, flags);
283
284 tmio_mmc_reset(host);
285
286 /* Ready for new calls */
287 host->mrq = NULL;
288
289 tmio_mmc_abort_dma(host);
290 mmc_request_done(host->mmc, mrq);
291}
292
293/* These are the bitmasks the tmio chip requires to implement the MMC response
294 * types. Note that R1 and R6 are the same in this scheme. */
295#define APP_CMD 0x0040
296#define RESP_NONE 0x0300
297#define RESP_R1 0x0400
298#define RESP_R1B 0x0500
299#define RESP_R2 0x0600
300#define RESP_R3 0x0700
301#define DATA_PRESENT 0x0800
302#define TRANSFER_READ 0x1000
303#define TRANSFER_MULTI 0x2000
304#define SECURITY_CMD 0x4000
305#define NO_CMD12_ISSUE 0x4000 /* TMIO_MMC_HAVE_CMD12_CTRL */
306
307static int tmio_mmc_start_command(struct tmio_mmc_host *host,
308 struct mmc_command *cmd)
309{
310 struct mmc_data *data = host->data;
311 int c = cmd->opcode;
312 u32 irq_mask = TMIO_MASK_CMD;
313
314 switch (mmc_resp_type(cmd)) {
315 case MMC_RSP_NONE: c |= RESP_NONE; break;
316 case MMC_RSP_R1:
317 case MMC_RSP_R1_NO_CRC:
318 c |= RESP_R1; break;
319 case MMC_RSP_R1B: c |= RESP_R1B; break;
320 case MMC_RSP_R2: c |= RESP_R2; break;
321 case MMC_RSP_R3: c |= RESP_R3; break;
322 default:
323 pr_debug("Unknown response type %d\n", mmc_resp_type(cmd));
324 return -EINVAL;
325 }
326
327 host->cmd = cmd;
328
329/* FIXME - this seems to be ok commented out but the spec suggest this bit
330 * should be set when issuing app commands.
331 * if(cmd->flags & MMC_FLAG_ACMD)
332 * c |= APP_CMD;
333 */
334 if (data) {
335 c |= DATA_PRESENT;
336 if (data->blocks > 1) {
337 sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, TMIO_STOP_SEC);
338 c |= TRANSFER_MULTI;
339
340 /*
341 * Disable auto CMD12 at IO_RW_EXTENDED and
342 * SET_BLOCK_COUNT when doing multiple block transfer
343 */
344 if ((host->pdata->flags & TMIO_MMC_HAVE_CMD12_CTRL) &&
345 (cmd->opcode == SD_IO_RW_EXTENDED || host->mrq->sbc))
346 c |= NO_CMD12_ISSUE;
347 }
348 if (data->flags & MMC_DATA_READ)
349 c |= TRANSFER_READ;
350 }
351
352 tmio_mmc_enable_mmc_irqs(host, irq_mask);
353
354 /* Fire off the command */
355 sd_ctrl_write32_as_16_and_16(host, CTL_ARG_REG, cmd->arg);
356 sd_ctrl_write16(host, CTL_SD_CMD, c);
357
358 return 0;
359}
360
361static void tmio_mmc_transfer_data(struct tmio_mmc_host *host,
362 unsigned short *buf,
363 unsigned int count)
364{
365 int is_read = host->data->flags & MMC_DATA_READ;
366 u8 *buf8;
367
368 /*
369 * Transfer the data
370 */
371 if (host->pdata->flags & TMIO_MMC_32BIT_DATA_PORT) {
372 u32 data = 0;
373 u32 *buf32 = (u32 *)buf;
374
375 if (is_read)
376 sd_ctrl_read32_rep(host, CTL_SD_DATA_PORT, buf32,
377 count >> 2);
378 else
379 sd_ctrl_write32_rep(host, CTL_SD_DATA_PORT, buf32,
380 count >> 2);
381
382 /* if count was multiple of 4 */
383 if (!(count & 0x3))
384 return;
385
386 buf32 += count >> 2;
387 count %= 4;
388
389 if (is_read) {
390 sd_ctrl_read32_rep(host, CTL_SD_DATA_PORT, &data, 1);
391 memcpy(buf32, &data, count);
392 } else {
393 memcpy(&data, buf32, count);
394 sd_ctrl_write32_rep(host, CTL_SD_DATA_PORT, &data, 1);
395 }
396
397 return;
398 }
399
400 if (is_read)
401 sd_ctrl_read16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1);
402 else
403 sd_ctrl_write16_rep(host, CTL_SD_DATA_PORT, buf, count >> 1);
404
405 /* if count was even number */
406 if (!(count & 0x1))
407 return;
408
409 /* if count was odd number */
410 buf8 = (u8 *)(buf + (count >> 1));
411
412 /*
413 * FIXME
414 *
415 * driver and this function are assuming that
416 * it is used as little endian
417 */
418 if (is_read)
419 *buf8 = sd_ctrl_read16(host, CTL_SD_DATA_PORT) & 0xff;
420 else
421 sd_ctrl_write16(host, CTL_SD_DATA_PORT, *buf8);
422}
423
424/*
425 * This chip always returns (at least?) as much data as you ask for.
426 * I'm unsure what happens if you ask for less than a block. This should be
427 * looked into to ensure that a funny length read doesn't hose the controller.
428 */
429static void tmio_mmc_pio_irq(struct tmio_mmc_host *host)
430{
431 struct mmc_data *data = host->data;
432 void *sg_virt;
433 unsigned short *buf;
434 unsigned int count;
435 unsigned long flags;
436
437 if ((host->chan_tx || host->chan_rx) && !host->force_pio) {
438 pr_err("PIO IRQ in DMA mode!\n");
439 return;
440 } else if (!data) {
441 pr_debug("Spurious PIO IRQ\n");
442 return;
443 }
444
445 sg_virt = tmio_mmc_kmap_atomic(host->sg_ptr, &flags);
446 buf = (unsigned short *)(sg_virt + host->sg_off);
447
448 count = host->sg_ptr->length - host->sg_off;
449 if (count > data->blksz)
450 count = data->blksz;
451
452 pr_debug("count: %08x offset: %08x flags %08x\n",
453 count, host->sg_off, data->flags);
454
455 /* Transfer the data */
456 tmio_mmc_transfer_data(host, buf, count);
457
458 host->sg_off += count;
459
460 tmio_mmc_kunmap_atomic(host->sg_ptr, &flags, sg_virt);
461
462 if (host->sg_off == host->sg_ptr->length)
463 tmio_mmc_next_sg(host);
464}
465
466static void tmio_mmc_check_bounce_buffer(struct tmio_mmc_host *host)
467{
468 if (host->sg_ptr == &host->bounce_sg) {
469 unsigned long flags;
470 void *sg_vaddr = tmio_mmc_kmap_atomic(host->sg_orig, &flags);
471
472 memcpy(sg_vaddr, host->bounce_buf, host->bounce_sg.length);
473 tmio_mmc_kunmap_atomic(host->sg_orig, &flags, sg_vaddr);
474 }
475}
476
477/* needs to be called with host->lock held */
478void tmio_mmc_do_data_irq(struct tmio_mmc_host *host)
479{
480 struct mmc_data *data = host->data;
481 struct mmc_command *stop;
482
483 host->data = NULL;
484
485 if (!data) {
486 dev_warn(&host->pdev->dev, "Spurious data end IRQ\n");
487 return;
488 }
489 stop = data->stop;
490
491 /* FIXME - return correct transfer count on errors */
492 if (!data->error)
493 data->bytes_xfered = data->blocks * data->blksz;
494 else
495 data->bytes_xfered = 0;
496
497 pr_debug("Completed data request\n");
498
499 /*
500 * FIXME: other drivers allow an optional stop command of any given type
501 * which we dont do, as the chip can auto generate them.
502 * Perhaps we can be smarter about when to use auto CMD12 and
503 * only issue the auto request when we know this is the desired
504 * stop command, allowing fallback to the stop command the
505 * upper layers expect. For now, we do what works.
506 */
507
508 if (data->flags & MMC_DATA_READ) {
509 if (host->chan_rx && !host->force_pio)
510 tmio_mmc_check_bounce_buffer(host);
511 dev_dbg(&host->pdev->dev, "Complete Rx request %p\n",
512 host->mrq);
513 } else {
514 dev_dbg(&host->pdev->dev, "Complete Tx request %p\n",
515 host->mrq);
516 }
517
518 if (stop && !host->mrq->sbc) {
519 if (stop->opcode != MMC_STOP_TRANSMISSION || stop->arg)
520 dev_err(&host->pdev->dev, "unsupported stop: CMD%u,0x%x. We did CMD12,0\n",
521 stop->opcode, stop->arg);
522
523 /* fill in response from auto CMD12 */
524 stop->resp[0] = sd_ctrl_read16_and_16_as_32(host, CTL_RESPONSE);
525
526 sd_ctrl_write16(host, CTL_STOP_INTERNAL_ACTION, 0);
527 }
528
529 schedule_work(&host->done);
530}
531EXPORT_SYMBOL_GPL(tmio_mmc_do_data_irq);
532
533static void tmio_mmc_data_irq(struct tmio_mmc_host *host, unsigned int stat)
534{
535 struct mmc_data *data;
536
537 spin_lock(&host->lock);
538 data = host->data;
539
540 if (!data)
541 goto out;
542
543 if (stat & TMIO_STAT_CRCFAIL || stat & TMIO_STAT_STOPBIT_ERR ||
544 stat & TMIO_STAT_TXUNDERRUN)
545 data->error = -EILSEQ;
546 if (host->chan_tx && (data->flags & MMC_DATA_WRITE) && !host->force_pio) {
547 u32 status = sd_ctrl_read16_and_16_as_32(host, CTL_STATUS);
548 bool done = false;
549
550 /*
551 * Has all data been written out yet? Testing on SuperH showed,
552 * that in most cases the first interrupt comes already with the
553 * BUSY status bit clear, but on some operations, like mount or
554 * in the beginning of a write / sync / umount, there is one
555 * DATAEND interrupt with the BUSY bit set, in this cases
556 * waiting for one more interrupt fixes the problem.
557 */
558 if (host->pdata->flags & TMIO_MMC_HAS_IDLE_WAIT) {
559 if (status & TMIO_STAT_SCLKDIVEN)
560 done = true;
561 } else {
562 if (!(status & TMIO_STAT_CMD_BUSY))
563 done = true;
564 }
565
566 if (done) {
567 tmio_mmc_disable_mmc_irqs(host, TMIO_STAT_DATAEND);
568 tmio_mmc_dataend_dma(host);
569 }
570 } else if (host->chan_rx && (data->flags & MMC_DATA_READ) && !host->force_pio) {
571 tmio_mmc_disable_mmc_irqs(host, TMIO_STAT_DATAEND);
572 tmio_mmc_dataend_dma(host);
573 } else {
574 tmio_mmc_do_data_irq(host);
575 tmio_mmc_disable_mmc_irqs(host, TMIO_MASK_READOP | TMIO_MASK_WRITEOP);
576 }
577out:
578 spin_unlock(&host->lock);
579}
580
581static void tmio_mmc_cmd_irq(struct tmio_mmc_host *host, unsigned int stat)
582{
583 struct mmc_command *cmd = host->cmd;
584 int i, addr;
585
586 spin_lock(&host->lock);
587
588 if (!host->cmd) {
589 pr_debug("Spurious CMD irq\n");
590 goto out;
591 }
592
593 /* This controller is sicker than the PXA one. Not only do we need to
594 * drop the top 8 bits of the first response word, we also need to
595 * modify the order of the response for short response command types.
596 */
597
598 for (i = 3, addr = CTL_RESPONSE ; i >= 0 ; i--, addr += 4)
599 cmd->resp[i] = sd_ctrl_read16_and_16_as_32(host, addr);
600
601 if (cmd->flags & MMC_RSP_136) {
602 cmd->resp[0] = (cmd->resp[0] << 8) | (cmd->resp[1] >> 24);
603 cmd->resp[1] = (cmd->resp[1] << 8) | (cmd->resp[2] >> 24);
604 cmd->resp[2] = (cmd->resp[2] << 8) | (cmd->resp[3] >> 24);
605 cmd->resp[3] <<= 8;
606 } else if (cmd->flags & MMC_RSP_R3) {
607 cmd->resp[0] = cmd->resp[3];
608 }
609
610 if (stat & TMIO_STAT_CMDTIMEOUT)
611 cmd->error = -ETIMEDOUT;
612 else if ((stat & TMIO_STAT_CRCFAIL && cmd->flags & MMC_RSP_CRC) ||
613 stat & TMIO_STAT_STOPBIT_ERR ||
614 stat & TMIO_STAT_CMD_IDX_ERR)
615 cmd->error = -EILSEQ;
616
617 /* If there is data to handle we enable data IRQs here, and
618 * we will ultimatley finish the request in the data_end handler.
619 * If theres no data or we encountered an error, finish now.
620 */
621 if (host->data && (!cmd->error || cmd->error == -EILSEQ)) {
622 if (host->data->flags & MMC_DATA_READ) {
623 if (host->force_pio || !host->chan_rx) {
624 tmio_mmc_enable_mmc_irqs(host, TMIO_MASK_READOP);
625 } else {
626 tmio_mmc_disable_mmc_irqs(host,
627 TMIO_MASK_READOP);
628 tasklet_schedule(&host->dma_issue);
629 }
630 } else {
631 if (host->force_pio || !host->chan_tx) {
632 tmio_mmc_enable_mmc_irqs(host, TMIO_MASK_WRITEOP);
633 } else {
634 tmio_mmc_disable_mmc_irqs(host,
635 TMIO_MASK_WRITEOP);
636 tasklet_schedule(&host->dma_issue);
637 }
638 }
639 } else {
640 schedule_work(&host->done);
641 }
642
643out:
644 spin_unlock(&host->lock);
645}
646
647static bool __tmio_mmc_card_detect_irq(struct tmio_mmc_host *host,
648 int ireg, int status)
649{
650 struct mmc_host *mmc = host->mmc;
651
652 /* Card insert / remove attempts */
653 if (ireg & (TMIO_STAT_CARD_INSERT | TMIO_STAT_CARD_REMOVE)) {
654 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_CARD_INSERT |
655 TMIO_STAT_CARD_REMOVE);
656 if ((((ireg & TMIO_STAT_CARD_REMOVE) && mmc->card) ||
657 ((ireg & TMIO_STAT_CARD_INSERT) && !mmc->card)) &&
658 !work_pending(&mmc->detect.work))
659 mmc_detect_change(host->mmc, msecs_to_jiffies(100));
660 return true;
661 }
662
663 return false;
664}
665
666static bool __tmio_mmc_sdcard_irq(struct tmio_mmc_host *host, int ireg,
667 int status)
668{
669 /* Command completion */
670 if (ireg & (TMIO_STAT_CMDRESPEND | TMIO_STAT_CMDTIMEOUT)) {
671 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_CMDRESPEND |
672 TMIO_STAT_CMDTIMEOUT);
673 tmio_mmc_cmd_irq(host, status);
674 return true;
675 }
676
677 /* Data transfer */
678 if (ireg & (TMIO_STAT_RXRDY | TMIO_STAT_TXRQ)) {
679 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_RXRDY | TMIO_STAT_TXRQ);
680 tmio_mmc_pio_irq(host);
681 return true;
682 }
683
684 /* Data transfer completion */
685 if (ireg & TMIO_STAT_DATAEND) {
686 tmio_mmc_ack_mmc_irqs(host, TMIO_STAT_DATAEND);
687 tmio_mmc_data_irq(host, status);
688 return true;
689 }
690
691 return false;
692}
693
694static void __tmio_mmc_sdio_irq(struct tmio_mmc_host *host)
695{
696 struct mmc_host *mmc = host->mmc;
697 struct tmio_mmc_data *pdata = host->pdata;
698 unsigned int ireg, status;
699 unsigned int sdio_status;
700
701 if (!(pdata->flags & TMIO_MMC_SDIO_IRQ))
702 return;
703
704 status = sd_ctrl_read16(host, CTL_SDIO_STATUS);
705 ireg = status & TMIO_SDIO_MASK_ALL & ~host->sdio_irq_mask;
706
707 sdio_status = status & ~TMIO_SDIO_MASK_ALL;
708 if (pdata->flags & TMIO_MMC_SDIO_STATUS_SETBITS)
709 sdio_status |= TMIO_SDIO_SETBITS_MASK;
710
711 sd_ctrl_write16(host, CTL_SDIO_STATUS, sdio_status);
712
713 if (mmc->caps & MMC_CAP_SDIO_IRQ && ireg & TMIO_SDIO_STAT_IOIRQ)
714 mmc_signal_sdio_irq(mmc);
715}
716
717irqreturn_t tmio_mmc_irq(int irq, void *devid)
718{
719 struct tmio_mmc_host *host = devid;
720 unsigned int ireg, status;
721
722 status = sd_ctrl_read16_and_16_as_32(host, CTL_STATUS);
723 ireg = status & TMIO_MASK_IRQ & ~host->sdcard_irq_mask;
724
725 /* Clear the status except the interrupt status */
726 sd_ctrl_write32_as_16_and_16(host, CTL_STATUS, TMIO_MASK_IRQ);
727
728 if (__tmio_mmc_card_detect_irq(host, ireg, status))
729 return IRQ_HANDLED;
730 if (__tmio_mmc_sdcard_irq(host, ireg, status))
731 return IRQ_HANDLED;
732
733 __tmio_mmc_sdio_irq(host);
734
735 return IRQ_HANDLED;
736}
737EXPORT_SYMBOL_GPL(tmio_mmc_irq);
738
739static int tmio_mmc_start_data(struct tmio_mmc_host *host,
740 struct mmc_data *data)
741{
742 struct tmio_mmc_data *pdata = host->pdata;
743
744 pr_debug("setup data transfer: blocksize %08x nr_blocks %d\n",
745 data->blksz, data->blocks);
746
747 /* Some hardware cannot perform 2 byte requests in 4/8 bit mode */
748 if (host->mmc->ios.bus_width == MMC_BUS_WIDTH_4 ||
749 host->mmc->ios.bus_width == MMC_BUS_WIDTH_8) {
750 int blksz_2bytes = pdata->flags & TMIO_MMC_BLKSZ_2BYTES;
751
752 if (data->blksz < 2 || (data->blksz < 4 && !blksz_2bytes)) {
753 pr_err("%s: %d byte block unsupported in 4/8 bit mode\n",
754 mmc_hostname(host->mmc), data->blksz);
755 return -EINVAL;
756 }
757 }
758
759 tmio_mmc_init_sg(host, data);
760 host->data = data;
761 host->force_pio = false;
762
763 /* Set transfer length / blocksize */
764 sd_ctrl_write16(host, CTL_SD_XFER_LEN, data->blksz);
765 sd_ctrl_write16(host, CTL_XFER_BLK_COUNT, data->blocks);
766
767 tmio_mmc_start_dma(host, data);
768
769 return 0;
770}
771
772static void tmio_mmc_hw_reset(struct mmc_host *mmc)
773{
774 struct tmio_mmc_host *host = mmc_priv(mmc);
775
776 if (host->hw_reset)
777 host->hw_reset(host);
778}
779
780static int tmio_mmc_execute_tuning(struct mmc_host *mmc, u32 opcode)
781{
782 struct tmio_mmc_host *host = mmc_priv(mmc);
783 int i, ret = 0;
784
785 if (!host->init_tuning || !host->select_tuning)
786 /* Tuning is not supported */
787 goto out;
788
789 host->tap_num = host->init_tuning(host);
790 if (!host->tap_num)
791 /* Tuning is not supported */
792 goto out;
793
794 if (host->tap_num * 2 >= sizeof(host->taps) * BITS_PER_BYTE) {
795 dev_warn_once(&host->pdev->dev,
796 "Too many taps, skipping tuning. Please consider updating size of taps field of tmio_mmc_host\n");
797 goto out;
798 }
799
800 bitmap_zero(host->taps, host->tap_num * 2);
801
802 /* Issue CMD19 twice for each tap */
803 for (i = 0; i < 2 * host->tap_num; i++) {
804 if (host->prepare_tuning)
805 host->prepare_tuning(host, i % host->tap_num);
806
807 ret = mmc_send_tuning(mmc, opcode, NULL);
808 if (ret && ret != -EILSEQ)
809 goto out;
810 if (ret == 0)
811 set_bit(i, host->taps);
812
813 usleep_range(1000, 1200);
814 }
815
816 ret = host->select_tuning(host);
817
818out:
819 if (ret < 0) {
820 dev_warn(&host->pdev->dev, "Tuning procedure failed\n");
821 tmio_mmc_hw_reset(mmc);
822 }
823
824 return ret;
825}
826
827static void tmio_process_mrq(struct tmio_mmc_host *host,
828 struct mmc_request *mrq)
829{
830 struct mmc_command *cmd;
831 int ret;
832
833 if (mrq->sbc && host->cmd != mrq->sbc) {
834 cmd = mrq->sbc;
835 } else {
836 cmd = mrq->cmd;
837 if (mrq->data) {
838 ret = tmio_mmc_start_data(host, mrq->data);
839 if (ret)
840 goto fail;
841 }
842 }
843
844 ret = tmio_mmc_start_command(host, cmd);
845 if (ret)
846 goto fail;
847
848 schedule_delayed_work(&host->delayed_reset_work,
849 msecs_to_jiffies(CMDREQ_TIMEOUT));
850 return;
851
852fail:
853 host->mrq = NULL;
854 mrq->cmd->error = ret;
855 mmc_request_done(host->mmc, mrq);
856}
857
858/* Process requests from the MMC layer */
859static void tmio_mmc_request(struct mmc_host *mmc, struct mmc_request *mrq)
860{
861 struct tmio_mmc_host *host = mmc_priv(mmc);
862 unsigned long flags;
863
864 spin_lock_irqsave(&host->lock, flags);
865
866 if (host->mrq) {
867 pr_debug("request not null\n");
868 if (IS_ERR(host->mrq)) {
869 spin_unlock_irqrestore(&host->lock, flags);
870 mrq->cmd->error = -EAGAIN;
871 mmc_request_done(mmc, mrq);
872 return;
873 }
874 }
875
876 host->last_req_ts = jiffies;
877 wmb();
878 host->mrq = mrq;
879
880 spin_unlock_irqrestore(&host->lock, flags);
881
882 tmio_process_mrq(host, mrq);
883}
884
885static void tmio_mmc_finish_request(struct tmio_mmc_host *host)
886{
887 struct mmc_request *mrq;
888 unsigned long flags;
889
890 spin_lock_irqsave(&host->lock, flags);
891
892 mrq = host->mrq;
893 if (IS_ERR_OR_NULL(mrq)) {
894 spin_unlock_irqrestore(&host->lock, flags);
895 return;
896 }
897
898 /* If not SET_BLOCK_COUNT, clear old data */
899 if (host->cmd != mrq->sbc) {
900 host->cmd = NULL;
901 host->data = NULL;
902 host->mrq = NULL;
903 }
904
905 cancel_delayed_work(&host->delayed_reset_work);
906
907 spin_unlock_irqrestore(&host->lock, flags);
908
909 if (mrq->cmd->error || (mrq->data && mrq->data->error))
910 tmio_mmc_abort_dma(host);
911
912 if (host->check_scc_error)
913 host->check_scc_error(host);
914
915 /* If SET_BLOCK_COUNT, continue with main command */
916 if (host->mrq && !mrq->cmd->error) {
917 tmio_process_mrq(host, mrq);
918 return;
919 }
920
921 mmc_request_done(host->mmc, mrq);
922}
923
924static void tmio_mmc_done_work(struct work_struct *work)
925{
926 struct tmio_mmc_host *host = container_of(work, struct tmio_mmc_host,
927 done);
928 tmio_mmc_finish_request(host);
929}
930
931static void tmio_mmc_power_on(struct tmio_mmc_host *host, unsigned short vdd)
932{
933 struct mmc_host *mmc = host->mmc;
934 int ret = 0;
935
936 /* .set_ios() is returning void, so, no chance to report an error */
937
938 if (host->set_pwr)
939 host->set_pwr(host->pdev, 1);
940
941 if (!IS_ERR(mmc->supply.vmmc)) {
942 ret = mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, vdd);
943 /*
944 * Attention: empiric value. With a b43 WiFi SDIO card this
945 * delay proved necessary for reliable card-insertion probing.
946 * 100us were not enough. Is this the same 140us delay, as in
947 * tmio_mmc_set_ios()?
948 */
949 usleep_range(200, 300);
950 }
951 /*
952 * It seems, VccQ should be switched on after Vcc, this is also what the
953 * omap_hsmmc.c driver does.
954 */
955 if (!IS_ERR(mmc->supply.vqmmc) && !ret) {
956 ret = regulator_enable(mmc->supply.vqmmc);
957 usleep_range(200, 300);
958 }
959
960 if (ret < 0)
961 dev_dbg(&host->pdev->dev, "Regulators failed to power up: %d\n",
962 ret);
963}
964
965static void tmio_mmc_power_off(struct tmio_mmc_host *host)
966{
967 struct mmc_host *mmc = host->mmc;
968
969 if (!IS_ERR(mmc->supply.vqmmc))
970 regulator_disable(mmc->supply.vqmmc);
971
972 if (!IS_ERR(mmc->supply.vmmc))
973 mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, 0);
974
975 if (host->set_pwr)
976 host->set_pwr(host->pdev, 0);
977}
978
979static void tmio_mmc_set_bus_width(struct tmio_mmc_host *host,
980 unsigned char bus_width)
981{
982 u16 reg = sd_ctrl_read16(host, CTL_SD_MEM_CARD_OPT)
983 & ~(CARD_OPT_WIDTH | CARD_OPT_WIDTH8);
984
985 /* reg now applies to MMC_BUS_WIDTH_4 */
986 if (bus_width == MMC_BUS_WIDTH_1)
987 reg |= CARD_OPT_WIDTH;
988 else if (bus_width == MMC_BUS_WIDTH_8)
989 reg |= CARD_OPT_WIDTH8;
990
991 sd_ctrl_write16(host, CTL_SD_MEM_CARD_OPT, reg);
992}
993
994/* Set MMC clock / power.
995 * Note: This controller uses a simple divider scheme therefore it cannot
996 * run a MMC card at full speed (20MHz). The max clock is 24MHz on SD, but as
997 * MMC wont run that fast, it has to be clocked at 12MHz which is the next
998 * slowest setting.
999 */
1000static void tmio_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
1001{
1002 struct tmio_mmc_host *host = mmc_priv(mmc);
1003 struct device *dev = &host->pdev->dev;
1004 unsigned long flags;
1005
1006 mutex_lock(&host->ios_lock);
1007
1008 spin_lock_irqsave(&host->lock, flags);
1009 if (host->mrq) {
1010 if (IS_ERR(host->mrq)) {
1011 dev_dbg(dev,
1012 "%s.%d: concurrent .set_ios(), clk %u, mode %u\n",
1013 current->comm, task_pid_nr(current),
1014 ios->clock, ios->power_mode);
1015 host->mrq = ERR_PTR(-EINTR);
1016 } else {
1017 dev_dbg(dev,
1018 "%s.%d: CMD%u active since %lu, now %lu!\n",
1019 current->comm, task_pid_nr(current),
1020 host->mrq->cmd->opcode, host->last_req_ts,
1021 jiffies);
1022 }
1023 spin_unlock_irqrestore(&host->lock, flags);
1024
1025 mutex_unlock(&host->ios_lock);
1026 return;
1027 }
1028
1029 host->mrq = ERR_PTR(-EBUSY);
1030
1031 spin_unlock_irqrestore(&host->lock, flags);
1032
1033 switch (ios->power_mode) {
1034 case MMC_POWER_OFF:
1035 tmio_mmc_power_off(host);
1036 tmio_mmc_clk_stop(host);
1037 break;
1038 case MMC_POWER_UP:
1039 tmio_mmc_power_on(host, ios->vdd);
1040 tmio_mmc_set_clock(host, ios->clock);
1041 tmio_mmc_set_bus_width(host, ios->bus_width);
1042 break;
1043 case MMC_POWER_ON:
1044 tmio_mmc_set_clock(host, ios->clock);
1045 tmio_mmc_set_bus_width(host, ios->bus_width);
1046 break;
1047 }
1048
1049 /* Let things settle. delay taken from winCE driver */
1050 usleep_range(140, 200);
1051 if (PTR_ERR(host->mrq) == -EINTR)
1052 dev_dbg(&host->pdev->dev,
1053 "%s.%d: IOS interrupted: clk %u, mode %u",
1054 current->comm, task_pid_nr(current),
1055 ios->clock, ios->power_mode);
1056 host->mrq = NULL;
1057
1058 host->clk_cache = ios->clock;
1059
1060 mutex_unlock(&host->ios_lock);
1061}
1062
1063static int tmio_mmc_get_ro(struct mmc_host *mmc)
1064{
1065 struct tmio_mmc_host *host = mmc_priv(mmc);
1066
1067 return !(sd_ctrl_read16_and_16_as_32(host, CTL_STATUS) &
1068 TMIO_STAT_WRPROTECT);
1069}
1070
1071static int tmio_mmc_get_cd(struct mmc_host *mmc)
1072{
1073 struct tmio_mmc_host *host = mmc_priv(mmc);
1074
1075 return !!(sd_ctrl_read16_and_16_as_32(host, CTL_STATUS) &
1076 TMIO_STAT_SIGSTATE);
1077}
1078
1079static int tmio_multi_io_quirk(struct mmc_card *card,
1080 unsigned int direction, int blk_size)
1081{
1082 struct tmio_mmc_host *host = mmc_priv(card->host);
1083
1084 if (host->multi_io_quirk)
1085 return host->multi_io_quirk(card, direction, blk_size);
1086
1087 return blk_size;
1088}
1089
1090static const struct mmc_host_ops tmio_mmc_ops = {
1091 .request = tmio_mmc_request,
1092 .set_ios = tmio_mmc_set_ios,
1093 .get_ro = tmio_mmc_get_ro,
1094 .get_cd = tmio_mmc_get_cd,
1095 .enable_sdio_irq = tmio_mmc_enable_sdio_irq,
1096 .multi_io_quirk = tmio_multi_io_quirk,
1097 .hw_reset = tmio_mmc_hw_reset,
1098 .execute_tuning = tmio_mmc_execute_tuning,
1099};
1100
1101static int tmio_mmc_init_ocr(struct tmio_mmc_host *host)
1102{
1103 struct tmio_mmc_data *pdata = host->pdata;
1104 struct mmc_host *mmc = host->mmc;
1105 int err;
1106
1107 err = mmc_regulator_get_supply(mmc);
1108 if (err)
1109 return err;
1110
1111 /* use ocr_mask if no regulator */
1112 if (!mmc->ocr_avail)
1113 mmc->ocr_avail = pdata->ocr_mask;
1114
1115 /*
1116 * try again.
1117 * There is possibility that regulator has not been probed
1118 */
1119 if (!mmc->ocr_avail)
1120 return -EPROBE_DEFER;
1121
1122 return 0;
1123}
1124
1125static void tmio_mmc_of_parse(struct platform_device *pdev,
1126 struct mmc_host *mmc)
1127{
1128 const struct device_node *np = pdev->dev.of_node;
1129
1130 if (!np)
1131 return;
1132
1133 /*
1134 * DEPRECATED:
1135 * For new platforms, please use "disable-wp" instead of
1136 * "toshiba,mmc-wrprotect-disable"
1137 */
1138 if (of_get_property(np, "toshiba,mmc-wrprotect-disable", NULL))
1139 mmc->caps2 |= MMC_CAP2_NO_WRITE_PROTECT;
1140}
1141
1142struct tmio_mmc_host *tmio_mmc_host_alloc(struct platform_device *pdev,
1143 struct tmio_mmc_data *pdata)
1144{
1145 struct tmio_mmc_host *host;
1146 struct mmc_host *mmc;
1147 struct resource *res;
1148 void __iomem *ctl;
1149 int ret;
1150
1151 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1152 ctl = devm_ioremap_resource(&pdev->dev, res);
1153 if (IS_ERR(ctl))
1154 return ERR_CAST(ctl);
1155
1156 mmc = mmc_alloc_host(sizeof(struct tmio_mmc_host), &pdev->dev);
1157 if (!mmc)
1158 return ERR_PTR(-ENOMEM);
1159
1160 host = mmc_priv(mmc);
1161 host->ctl = ctl;
1162 host->mmc = mmc;
1163 host->pdev = pdev;
1164 host->pdata = pdata;
1165 host->ops = tmio_mmc_ops;
1166 mmc->ops = &host->ops;
1167
1168 ret = mmc_of_parse(host->mmc);
1169 if (ret) {
1170 host = ERR_PTR(ret);
1171 goto free;
1172 }
1173
1174 tmio_mmc_of_parse(pdev, mmc);
1175
1176 platform_set_drvdata(pdev, host);
1177
1178 return host;
1179free:
1180 mmc_free_host(mmc);
1181
1182 return host;
1183}
1184EXPORT_SYMBOL_GPL(tmio_mmc_host_alloc);
1185
1186void tmio_mmc_host_free(struct tmio_mmc_host *host)
1187{
1188 mmc_free_host(host->mmc);
1189}
1190EXPORT_SYMBOL_GPL(tmio_mmc_host_free);
1191
1192int tmio_mmc_host_probe(struct tmio_mmc_host *_host)
1193{
1194 struct platform_device *pdev = _host->pdev;
1195 struct tmio_mmc_data *pdata = _host->pdata;
1196 struct mmc_host *mmc = _host->mmc;
1197 int ret;
1198
1199 /*
1200 * Check the sanity of mmc->f_min to prevent tmio_mmc_set_clock() from
1201 * looping forever...
1202 */
1203 if (mmc->f_min == 0)
1204 return -EINVAL;
1205
1206 if (!(pdata->flags & TMIO_MMC_HAS_IDLE_WAIT))
1207 _host->write16_hook = NULL;
1208
1209 _host->set_pwr = pdata->set_pwr;
1210 _host->set_clk_div = pdata->set_clk_div;
1211
1212 ret = tmio_mmc_init_ocr(_host);
1213 if (ret < 0)
1214 return ret;
1215
1216 if (pdata->flags & TMIO_MMC_USE_GPIO_CD) {
1217 ret = mmc_gpio_request_cd(mmc, pdata->cd_gpio, 0);
1218 if (ret)
1219 return ret;
1220 }
1221
1222 mmc->caps |= MMC_CAP_4_BIT_DATA | pdata->capabilities;
1223 mmc->caps2 |= pdata->capabilities2;
1224 mmc->max_segs = pdata->max_segs ? : 32;
1225 mmc->max_blk_size = 512;
1226 mmc->max_blk_count = pdata->max_blk_count ? :
1227 (PAGE_SIZE / mmc->max_blk_size) * mmc->max_segs;
1228 mmc->max_req_size = mmc->max_blk_size * mmc->max_blk_count;
1229 /*
1230 * Since swiotlb has memory size limitation, this will calculate
1231 * the maximum size locally (because we don't have any APIs for it now)
1232 * and check the current max_req_size. And then, this will update
1233 * the max_req_size if needed as a workaround.
1234 */
1235 if (swiotlb_max_segment()) {
1236 unsigned int max_size = (1 << IO_TLB_SHIFT) * IO_TLB_SEGSIZE;
1237
1238 if (mmc->max_req_size > max_size)
1239 mmc->max_req_size = max_size;
1240 }
1241 mmc->max_seg_size = mmc->max_req_size;
1242
1243 if (mmc_can_gpio_ro(mmc))
1244 _host->ops.get_ro = mmc_gpio_get_ro;
1245
1246 if (mmc_can_gpio_cd(mmc))
1247 _host->ops.get_cd = mmc_gpio_get_cd;
1248
1249 _host->native_hotplug = !(mmc_can_gpio_cd(mmc) ||
1250 mmc->caps & MMC_CAP_NEEDS_POLL ||
1251 !mmc_card_is_removable(mmc));
1252
1253 /*
1254 * On Gen2+, eMMC with NONREMOVABLE currently fails because native
1255 * hotplug gets disabled. It seems RuntimePM related yet we need further
1256 * research. Since we are planning a PM overhaul anyway, let's enforce
1257 * for now the device being active by enabling native hotplug always.
1258 */
1259 if (pdata->flags & TMIO_MMC_MIN_RCAR2)
1260 _host->native_hotplug = true;
1261
1262 /*
1263 * While using internal tmio hardware logic for card detection, we need
1264 * to ensure it stays powered for it to work.
1265 */
1266 if (_host->native_hotplug)
1267 pm_runtime_get_noresume(&pdev->dev);
1268
1269 _host->sdio_irq_enabled = false;
1270 if (pdata->flags & TMIO_MMC_SDIO_IRQ)
1271 _host->sdio_irq_mask = TMIO_SDIO_MASK_ALL;
1272
1273 tmio_mmc_clk_stop(_host);
1274 tmio_mmc_reset(_host);
1275
1276 _host->sdcard_irq_mask = sd_ctrl_read16_and_16_as_32(_host, CTL_IRQ_MASK);
1277 tmio_mmc_disable_mmc_irqs(_host, TMIO_MASK_ALL);
1278
1279 if (_host->native_hotplug)
1280 tmio_mmc_enable_mmc_irqs(_host,
1281 TMIO_STAT_CARD_REMOVE | TMIO_STAT_CARD_INSERT);
1282
1283 spin_lock_init(&_host->lock);
1284 mutex_init(&_host->ios_lock);
1285
1286 /* Init delayed work for request timeouts */
1287 INIT_DELAYED_WORK(&_host->delayed_reset_work, tmio_mmc_reset_work);
1288 INIT_WORK(&_host->done, tmio_mmc_done_work);
1289
1290 /* See if we also get DMA */
1291 tmio_mmc_request_dma(_host, pdata);
1292
1293 pm_runtime_set_active(&pdev->dev);
1294 pm_runtime_set_autosuspend_delay(&pdev->dev, 50);
1295 pm_runtime_use_autosuspend(&pdev->dev);
1296 pm_runtime_enable(&pdev->dev);
1297
1298 ret = mmc_add_host(mmc);
1299 if (ret)
1300 goto remove_host;
1301
1302 dev_pm_qos_expose_latency_limit(&pdev->dev, 100);
1303
1304 return 0;
1305
1306remove_host:
1307 tmio_mmc_host_remove(_host);
1308 return ret;
1309}
1310EXPORT_SYMBOL_GPL(tmio_mmc_host_probe);
1311
1312void tmio_mmc_host_remove(struct tmio_mmc_host *host)
1313{
1314 struct platform_device *pdev = host->pdev;
1315 struct mmc_host *mmc = host->mmc;
1316
1317 if (host->pdata->flags & TMIO_MMC_SDIO_IRQ)
1318 sd_ctrl_write16(host, CTL_TRANSACTION_CTL, 0x0000);
1319
1320 if (!host->native_hotplug)
1321 pm_runtime_get_sync(&pdev->dev);
1322
1323 dev_pm_qos_hide_latency_limit(&pdev->dev);
1324
1325 mmc_remove_host(mmc);
1326 cancel_work_sync(&host->done);
1327 cancel_delayed_work_sync(&host->delayed_reset_work);
1328 tmio_mmc_release_dma(host);
1329
1330 pm_runtime_put_sync(&pdev->dev);
1331 pm_runtime_disable(&pdev->dev);
1332}
1333EXPORT_SYMBOL_GPL(tmio_mmc_host_remove);
1334
1335#ifdef CONFIG_PM
1336static int tmio_mmc_clk_enable(struct tmio_mmc_host *host)
1337{
1338 if (!host->clk_enable)
1339 return -ENOTSUPP;
1340
1341 return host->clk_enable(host);
1342}
1343
1344static void tmio_mmc_clk_disable(struct tmio_mmc_host *host)
1345{
1346 if (host->clk_disable)
1347 host->clk_disable(host);
1348}
1349
1350int tmio_mmc_host_runtime_suspend(struct device *dev)
1351{
1352 struct tmio_mmc_host *host = dev_get_drvdata(dev);
1353
1354 tmio_mmc_disable_mmc_irqs(host, TMIO_MASK_ALL);
1355
1356 if (host->clk_cache)
1357 tmio_mmc_clk_stop(host);
1358
1359 tmio_mmc_clk_disable(host);
1360
1361 return 0;
1362}
1363EXPORT_SYMBOL_GPL(tmio_mmc_host_runtime_suspend);
1364
1365static bool tmio_mmc_can_retune(struct tmio_mmc_host *host)
1366{
1367 return host->tap_num && mmc_can_retune(host->mmc);
1368}
1369
1370int tmio_mmc_host_runtime_resume(struct device *dev)
1371{
1372 struct tmio_mmc_host *host = dev_get_drvdata(dev);
1373
1374 tmio_mmc_reset(host);
1375 tmio_mmc_clk_enable(host);
1376
1377 if (host->clk_cache)
1378 tmio_mmc_set_clock(host, host->clk_cache);
1379
1380 if (host->native_hotplug)
1381 tmio_mmc_enable_mmc_irqs(host,
1382 TMIO_STAT_CARD_REMOVE | TMIO_STAT_CARD_INSERT);
1383
1384 tmio_mmc_enable_dma(host, true);
1385
1386 if (tmio_mmc_can_retune(host) && host->select_tuning(host))
1387 dev_warn(&host->pdev->dev, "Tuning selection failed\n");
1388
1389 return 0;
1390}
1391EXPORT_SYMBOL_GPL(tmio_mmc_host_runtime_resume);
1392#endif
1393
1394MODULE_LICENSE("GPL v2");