Loading...
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 1992 Ross Biro
7 * Copyright (C) Linus Torvalds
8 * Copyright (C) 1994, 95, 96, 97, 98, 2000 Ralf Baechle
9 * Copyright (C) 1996 David S. Miller
10 * Kevin D. Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com
11 * Copyright (C) 1999 MIPS Technologies, Inc.
12 * Copyright (C) 2000 Ulf Carlsson
13 *
14 * At this time Linux/MIPS64 only supports syscall tracing, even for 32-bit
15 * binaries.
16 */
17#include <linux/compiler.h>
18#include <linux/context_tracking.h>
19#include <linux/elf.h>
20#include <linux/kernel.h>
21#include <linux/sched.h>
22#include <linux/sched/task_stack.h>
23#include <linux/mm.h>
24#include <linux/errno.h>
25#include <linux/ptrace.h>
26#include <linux/regset.h>
27#include <linux/smp.h>
28#include <linux/security.h>
29#include <linux/stddef.h>
30#include <linux/audit.h>
31#include <linux/seccomp.h>
32#include <linux/ftrace.h>
33
34#include <asm/byteorder.h>
35#include <asm/cpu.h>
36#include <asm/cpu-info.h>
37#include <asm/dsp.h>
38#include <asm/fpu.h>
39#include <asm/mipsregs.h>
40#include <asm/mipsmtregs.h>
41#include <asm/page.h>
42#include <asm/processor.h>
43#include <asm/syscall.h>
44#include <linux/uaccess.h>
45#include <asm/bootinfo.h>
46#include <asm/reg.h>
47
48#define CREATE_TRACE_POINTS
49#include <trace/events/syscalls.h>
50
51/*
52 * Called by kernel/ptrace.c when detaching..
53 *
54 * Make sure single step bits etc are not set.
55 */
56void ptrace_disable(struct task_struct *child)
57{
58 /* Don't load the watchpoint registers for the ex-child. */
59 clear_tsk_thread_flag(child, TIF_LOAD_WATCH);
60}
61
62/*
63 * Read a general register set. We always use the 64-bit format, even
64 * for 32-bit kernels and for 32-bit processes on a 64-bit kernel.
65 * Registers are sign extended to fill the available space.
66 */
67int ptrace_getregs(struct task_struct *child, struct user_pt_regs __user *data)
68{
69 struct pt_regs *regs;
70 int i;
71
72 if (!access_ok(data, 38 * 8))
73 return -EIO;
74
75 regs = task_pt_regs(child);
76
77 for (i = 0; i < 32; i++)
78 __put_user((long)regs->regs[i], (__s64 __user *)&data->regs[i]);
79 __put_user((long)regs->lo, (__s64 __user *)&data->lo);
80 __put_user((long)regs->hi, (__s64 __user *)&data->hi);
81 __put_user((long)regs->cp0_epc, (__s64 __user *)&data->cp0_epc);
82 __put_user((long)regs->cp0_badvaddr, (__s64 __user *)&data->cp0_badvaddr);
83 __put_user((long)regs->cp0_status, (__s64 __user *)&data->cp0_status);
84 __put_user((long)regs->cp0_cause, (__s64 __user *)&data->cp0_cause);
85
86 return 0;
87}
88
89/*
90 * Write a general register set. As for PTRACE_GETREGS, we always use
91 * the 64-bit format. On a 32-bit kernel only the lower order half
92 * (according to endianness) will be used.
93 */
94int ptrace_setregs(struct task_struct *child, struct user_pt_regs __user *data)
95{
96 struct pt_regs *regs;
97 int i;
98
99 if (!access_ok(data, 38 * 8))
100 return -EIO;
101
102 regs = task_pt_regs(child);
103
104 for (i = 0; i < 32; i++)
105 __get_user(regs->regs[i], (__s64 __user *)&data->regs[i]);
106 __get_user(regs->lo, (__s64 __user *)&data->lo);
107 __get_user(regs->hi, (__s64 __user *)&data->hi);
108 __get_user(regs->cp0_epc, (__s64 __user *)&data->cp0_epc);
109
110 /* badvaddr, status, and cause may not be written. */
111
112 /* System call number may have been changed */
113 mips_syscall_update_nr(child, regs);
114
115 return 0;
116}
117
118int ptrace_get_watch_regs(struct task_struct *child,
119 struct pt_watch_regs __user *addr)
120{
121 enum pt_watch_style style;
122 int i;
123
124 if (!cpu_has_watch || boot_cpu_data.watch_reg_use_cnt == 0)
125 return -EIO;
126 if (!access_ok(addr, sizeof(struct pt_watch_regs)))
127 return -EIO;
128
129#ifdef CONFIG_32BIT
130 style = pt_watch_style_mips32;
131#define WATCH_STYLE mips32
132#else
133 style = pt_watch_style_mips64;
134#define WATCH_STYLE mips64
135#endif
136
137 __put_user(style, &addr->style);
138 __put_user(boot_cpu_data.watch_reg_use_cnt,
139 &addr->WATCH_STYLE.num_valid);
140 for (i = 0; i < boot_cpu_data.watch_reg_use_cnt; i++) {
141 __put_user(child->thread.watch.mips3264.watchlo[i],
142 &addr->WATCH_STYLE.watchlo[i]);
143 __put_user(child->thread.watch.mips3264.watchhi[i] &
144 (MIPS_WATCHHI_MASK | MIPS_WATCHHI_IRW),
145 &addr->WATCH_STYLE.watchhi[i]);
146 __put_user(boot_cpu_data.watch_reg_masks[i],
147 &addr->WATCH_STYLE.watch_masks[i]);
148 }
149 for (; i < 8; i++) {
150 __put_user(0, &addr->WATCH_STYLE.watchlo[i]);
151 __put_user(0, &addr->WATCH_STYLE.watchhi[i]);
152 __put_user(0, &addr->WATCH_STYLE.watch_masks[i]);
153 }
154
155 return 0;
156}
157
158int ptrace_set_watch_regs(struct task_struct *child,
159 struct pt_watch_regs __user *addr)
160{
161 int i;
162 int watch_active = 0;
163 unsigned long lt[NUM_WATCH_REGS];
164 u16 ht[NUM_WATCH_REGS];
165
166 if (!cpu_has_watch || boot_cpu_data.watch_reg_use_cnt == 0)
167 return -EIO;
168 if (!access_ok(addr, sizeof(struct pt_watch_regs)))
169 return -EIO;
170 /* Check the values. */
171 for (i = 0; i < boot_cpu_data.watch_reg_use_cnt; i++) {
172 __get_user(lt[i], &addr->WATCH_STYLE.watchlo[i]);
173#ifdef CONFIG_32BIT
174 if (lt[i] & __UA_LIMIT)
175 return -EINVAL;
176#else
177 if (test_tsk_thread_flag(child, TIF_32BIT_ADDR)) {
178 if (lt[i] & 0xffffffff80000000UL)
179 return -EINVAL;
180 } else {
181 if (lt[i] & __UA_LIMIT)
182 return -EINVAL;
183 }
184#endif
185 __get_user(ht[i], &addr->WATCH_STYLE.watchhi[i]);
186 if (ht[i] & ~MIPS_WATCHHI_MASK)
187 return -EINVAL;
188 }
189 /* Install them. */
190 for (i = 0; i < boot_cpu_data.watch_reg_use_cnt; i++) {
191 if (lt[i] & MIPS_WATCHLO_IRW)
192 watch_active = 1;
193 child->thread.watch.mips3264.watchlo[i] = lt[i];
194 /* Set the G bit. */
195 child->thread.watch.mips3264.watchhi[i] = ht[i];
196 }
197
198 if (watch_active)
199 set_tsk_thread_flag(child, TIF_LOAD_WATCH);
200 else
201 clear_tsk_thread_flag(child, TIF_LOAD_WATCH);
202
203 return 0;
204}
205
206/* regset get/set implementations */
207
208#if defined(CONFIG_32BIT) || defined(CONFIG_MIPS32_O32)
209
210static int gpr32_get(struct task_struct *target,
211 const struct user_regset *regset,
212 struct membuf to)
213{
214 struct pt_regs *regs = task_pt_regs(target);
215 u32 uregs[ELF_NGREG] = {};
216
217 mips_dump_regs32(uregs, regs);
218 return membuf_write(&to, uregs, sizeof(uregs));
219}
220
221static int gpr32_set(struct task_struct *target,
222 const struct user_regset *regset,
223 unsigned int pos, unsigned int count,
224 const void *kbuf, const void __user *ubuf)
225{
226 struct pt_regs *regs = task_pt_regs(target);
227 u32 uregs[ELF_NGREG];
228 unsigned start, num_regs, i;
229 int err;
230
231 start = pos / sizeof(u32);
232 num_regs = count / sizeof(u32);
233
234 if (start + num_regs > ELF_NGREG)
235 return -EIO;
236
237 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, uregs, 0,
238 sizeof(uregs));
239 if (err)
240 return err;
241
242 for (i = start; i < num_regs; i++) {
243 /*
244 * Cast all values to signed here so that if this is a 64-bit
245 * kernel, the supplied 32-bit values will be sign extended.
246 */
247 switch (i) {
248 case MIPS32_EF_R1 ... MIPS32_EF_R25:
249 /* k0/k1 are ignored. */
250 case MIPS32_EF_R28 ... MIPS32_EF_R31:
251 regs->regs[i - MIPS32_EF_R0] = (s32)uregs[i];
252 break;
253 case MIPS32_EF_LO:
254 regs->lo = (s32)uregs[i];
255 break;
256 case MIPS32_EF_HI:
257 regs->hi = (s32)uregs[i];
258 break;
259 case MIPS32_EF_CP0_EPC:
260 regs->cp0_epc = (s32)uregs[i];
261 break;
262 }
263 }
264
265 /* System call number may have been changed */
266 mips_syscall_update_nr(target, regs);
267
268 return 0;
269}
270
271#endif /* CONFIG_32BIT || CONFIG_MIPS32_O32 */
272
273#ifdef CONFIG_64BIT
274
275static int gpr64_get(struct task_struct *target,
276 const struct user_regset *regset,
277 struct membuf to)
278{
279 struct pt_regs *regs = task_pt_regs(target);
280 u64 uregs[ELF_NGREG] = {};
281
282 mips_dump_regs64(uregs, regs);
283 return membuf_write(&to, uregs, sizeof(uregs));
284}
285
286static int gpr64_set(struct task_struct *target,
287 const struct user_regset *regset,
288 unsigned int pos, unsigned int count,
289 const void *kbuf, const void __user *ubuf)
290{
291 struct pt_regs *regs = task_pt_regs(target);
292 u64 uregs[ELF_NGREG];
293 unsigned start, num_regs, i;
294 int err;
295
296 start = pos / sizeof(u64);
297 num_regs = count / sizeof(u64);
298
299 if (start + num_regs > ELF_NGREG)
300 return -EIO;
301
302 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, uregs, 0,
303 sizeof(uregs));
304 if (err)
305 return err;
306
307 for (i = start; i < num_regs; i++) {
308 switch (i) {
309 case MIPS64_EF_R1 ... MIPS64_EF_R25:
310 /* k0/k1 are ignored. */
311 case MIPS64_EF_R28 ... MIPS64_EF_R31:
312 regs->regs[i - MIPS64_EF_R0] = uregs[i];
313 break;
314 case MIPS64_EF_LO:
315 regs->lo = uregs[i];
316 break;
317 case MIPS64_EF_HI:
318 regs->hi = uregs[i];
319 break;
320 case MIPS64_EF_CP0_EPC:
321 regs->cp0_epc = uregs[i];
322 break;
323 }
324 }
325
326 /* System call number may have been changed */
327 mips_syscall_update_nr(target, regs);
328
329 return 0;
330}
331
332#endif /* CONFIG_64BIT */
333
334
335#ifdef CONFIG_MIPS_FP_SUPPORT
336
337/*
338 * Poke at FCSR according to its mask. Set the Cause bits even
339 * if a corresponding Enable bit is set. This will be noticed at
340 * the time the thread is switched to and SIGFPE thrown accordingly.
341 */
342static void ptrace_setfcr31(struct task_struct *child, u32 value)
343{
344 u32 fcr31;
345 u32 mask;
346
347 fcr31 = child->thread.fpu.fcr31;
348 mask = boot_cpu_data.fpu_msk31;
349 child->thread.fpu.fcr31 = (value & ~mask) | (fcr31 & mask);
350}
351
352int ptrace_getfpregs(struct task_struct *child, __u32 __user *data)
353{
354 int i;
355
356 if (!access_ok(data, 33 * 8))
357 return -EIO;
358
359 if (tsk_used_math(child)) {
360 union fpureg *fregs = get_fpu_regs(child);
361 for (i = 0; i < 32; i++)
362 __put_user(get_fpr64(&fregs[i], 0),
363 i + (__u64 __user *)data);
364 } else {
365 for (i = 0; i < 32; i++)
366 __put_user((__u64) -1, i + (__u64 __user *) data);
367 }
368
369 __put_user(child->thread.fpu.fcr31, data + 64);
370 __put_user(boot_cpu_data.fpu_id, data + 65);
371
372 return 0;
373}
374
375int ptrace_setfpregs(struct task_struct *child, __u32 __user *data)
376{
377 union fpureg *fregs;
378 u64 fpr_val;
379 u32 value;
380 int i;
381
382 if (!access_ok(data, 33 * 8))
383 return -EIO;
384
385 init_fp_ctx(child);
386 fregs = get_fpu_regs(child);
387
388 for (i = 0; i < 32; i++) {
389 __get_user(fpr_val, i + (__u64 __user *)data);
390 set_fpr64(&fregs[i], 0, fpr_val);
391 }
392
393 __get_user(value, data + 64);
394 ptrace_setfcr31(child, value);
395
396 /* FIR may not be written. */
397
398 return 0;
399}
400
401/*
402 * Copy the floating-point context to the supplied NT_PRFPREG buffer,
403 * !CONFIG_CPU_HAS_MSA variant. FP context's general register slots
404 * correspond 1:1 to buffer slots. Only general registers are copied.
405 */
406static void fpr_get_fpa(struct task_struct *target,
407 struct membuf *to)
408{
409 membuf_write(to, &target->thread.fpu,
410 NUM_FPU_REGS * sizeof(elf_fpreg_t));
411}
412
413/*
414 * Copy the floating-point context to the supplied NT_PRFPREG buffer,
415 * CONFIG_CPU_HAS_MSA variant. Only lower 64 bits of FP context's
416 * general register slots are copied to buffer slots. Only general
417 * registers are copied.
418 */
419static void fpr_get_msa(struct task_struct *target, struct membuf *to)
420{
421 unsigned int i;
422
423 BUILD_BUG_ON(sizeof(u64) != sizeof(elf_fpreg_t));
424 for (i = 0; i < NUM_FPU_REGS; i++)
425 membuf_store(to, get_fpr64(&target->thread.fpu.fpr[i], 0));
426}
427
428/*
429 * Copy the floating-point context to the supplied NT_PRFPREG buffer.
430 * Choose the appropriate helper for general registers, and then copy
431 * the FCSR and FIR registers separately.
432 */
433static int fpr_get(struct task_struct *target,
434 const struct user_regset *regset,
435 struct membuf to)
436{
437 if (sizeof(target->thread.fpu.fpr[0]) == sizeof(elf_fpreg_t))
438 fpr_get_fpa(target, &to);
439 else
440 fpr_get_msa(target, &to);
441
442 membuf_write(&to, &target->thread.fpu.fcr31, sizeof(u32));
443 membuf_write(&to, &boot_cpu_data.fpu_id, sizeof(u32));
444 return 0;
445}
446
447/*
448 * Copy the supplied NT_PRFPREG buffer to the floating-point context,
449 * !CONFIG_CPU_HAS_MSA variant. Buffer slots correspond 1:1 to FP
450 * context's general register slots. Only general registers are copied.
451 */
452static int fpr_set_fpa(struct task_struct *target,
453 unsigned int *pos, unsigned int *count,
454 const void **kbuf, const void __user **ubuf)
455{
456 return user_regset_copyin(pos, count, kbuf, ubuf,
457 &target->thread.fpu,
458 0, NUM_FPU_REGS * sizeof(elf_fpreg_t));
459}
460
461/*
462 * Copy the supplied NT_PRFPREG buffer to the floating-point context,
463 * CONFIG_CPU_HAS_MSA variant. Buffer slots are copied to lower 64
464 * bits only of FP context's general register slots. Only general
465 * registers are copied.
466 */
467static int fpr_set_msa(struct task_struct *target,
468 unsigned int *pos, unsigned int *count,
469 const void **kbuf, const void __user **ubuf)
470{
471 unsigned int i;
472 u64 fpr_val;
473 int err;
474
475 BUILD_BUG_ON(sizeof(fpr_val) != sizeof(elf_fpreg_t));
476 for (i = 0; i < NUM_FPU_REGS && *count > 0; i++) {
477 err = user_regset_copyin(pos, count, kbuf, ubuf,
478 &fpr_val, i * sizeof(elf_fpreg_t),
479 (i + 1) * sizeof(elf_fpreg_t));
480 if (err)
481 return err;
482 set_fpr64(&target->thread.fpu.fpr[i], 0, fpr_val);
483 }
484
485 return 0;
486}
487
488/*
489 * Copy the supplied NT_PRFPREG buffer to the floating-point context.
490 * Choose the appropriate helper for general registers, and then copy
491 * the FCSR register separately. Ignore the incoming FIR register
492 * contents though, as the register is read-only.
493 *
494 * We optimize for the case where `count % sizeof(elf_fpreg_t) == 0',
495 * which is supposed to have been guaranteed by the kernel before
496 * calling us, e.g. in `ptrace_regset'. We enforce that requirement,
497 * so that we can safely avoid preinitializing temporaries for
498 * partial register writes.
499 */
500static int fpr_set(struct task_struct *target,
501 const struct user_regset *regset,
502 unsigned int pos, unsigned int count,
503 const void *kbuf, const void __user *ubuf)
504{
505 const int fcr31_pos = NUM_FPU_REGS * sizeof(elf_fpreg_t);
506 const int fir_pos = fcr31_pos + sizeof(u32);
507 u32 fcr31;
508 int err;
509
510 BUG_ON(count % sizeof(elf_fpreg_t));
511
512 if (pos + count > sizeof(elf_fpregset_t))
513 return -EIO;
514
515 init_fp_ctx(target);
516
517 if (sizeof(target->thread.fpu.fpr[0]) == sizeof(elf_fpreg_t))
518 err = fpr_set_fpa(target, &pos, &count, &kbuf, &ubuf);
519 else
520 err = fpr_set_msa(target, &pos, &count, &kbuf, &ubuf);
521 if (err)
522 return err;
523
524 if (count > 0) {
525 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf,
526 &fcr31,
527 fcr31_pos, fcr31_pos + sizeof(u32));
528 if (err)
529 return err;
530
531 ptrace_setfcr31(target, fcr31);
532 }
533
534 if (count > 0) {
535 user_regset_copyin_ignore(&pos, &count, &kbuf, &ubuf,
536 fir_pos, fir_pos + sizeof(u32));
537 return 0;
538 }
539
540 return err;
541}
542
543/* Copy the FP mode setting to the supplied NT_MIPS_FP_MODE buffer. */
544static int fp_mode_get(struct task_struct *target,
545 const struct user_regset *regset,
546 struct membuf to)
547{
548 return membuf_store(&to, (int)mips_get_process_fp_mode(target));
549}
550
551/*
552 * Copy the supplied NT_MIPS_FP_MODE buffer to the FP mode setting.
553 *
554 * We optimize for the case where `count % sizeof(int) == 0', which
555 * is supposed to have been guaranteed by the kernel before calling
556 * us, e.g. in `ptrace_regset'. We enforce that requirement, so
557 * that we can safely avoid preinitializing temporaries for partial
558 * mode writes.
559 */
560static int fp_mode_set(struct task_struct *target,
561 const struct user_regset *regset,
562 unsigned int pos, unsigned int count,
563 const void *kbuf, const void __user *ubuf)
564{
565 int fp_mode;
566 int err;
567
568 BUG_ON(count % sizeof(int));
569
570 if (pos + count > sizeof(fp_mode))
571 return -EIO;
572
573 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, &fp_mode, 0,
574 sizeof(fp_mode));
575 if (err)
576 return err;
577
578 if (count > 0)
579 err = mips_set_process_fp_mode(target, fp_mode);
580
581 return err;
582}
583
584#endif /* CONFIG_MIPS_FP_SUPPORT */
585
586#ifdef CONFIG_CPU_HAS_MSA
587
588struct msa_control_regs {
589 unsigned int fir;
590 unsigned int fcsr;
591 unsigned int msair;
592 unsigned int msacsr;
593};
594
595static void copy_pad_fprs(struct task_struct *target,
596 const struct user_regset *regset,
597 struct membuf *to,
598 unsigned int live_sz)
599{
600 int i, j;
601 unsigned long long fill = ~0ull;
602 unsigned int cp_sz, pad_sz;
603
604 cp_sz = min(regset->size, live_sz);
605 pad_sz = regset->size - cp_sz;
606 WARN_ON(pad_sz % sizeof(fill));
607
608 for (i = 0; i < NUM_FPU_REGS; i++) {
609 membuf_write(to, &target->thread.fpu.fpr[i], cp_sz);
610 for (j = 0; j < (pad_sz / sizeof(fill)); j++)
611 membuf_store(to, fill);
612 }
613}
614
615static int msa_get(struct task_struct *target,
616 const struct user_regset *regset,
617 struct membuf to)
618{
619 const unsigned int wr_size = NUM_FPU_REGS * regset->size;
620 const struct msa_control_regs ctrl_regs = {
621 .fir = boot_cpu_data.fpu_id,
622 .fcsr = target->thread.fpu.fcr31,
623 .msair = boot_cpu_data.msa_id,
624 .msacsr = target->thread.fpu.msacsr,
625 };
626
627 if (!tsk_used_math(target)) {
628 /* The task hasn't used FP or MSA, fill with 0xff */
629 copy_pad_fprs(target, regset, &to, 0);
630 } else if (!test_tsk_thread_flag(target, TIF_MSA_CTX_LIVE)) {
631 /* Copy scalar FP context, fill the rest with 0xff */
632 copy_pad_fprs(target, regset, &to, 8);
633 } else if (sizeof(target->thread.fpu.fpr[0]) == regset->size) {
634 /* Trivially copy the vector registers */
635 membuf_write(&to, &target->thread.fpu.fpr, wr_size);
636 } else {
637 /* Copy as much context as possible, fill the rest with 0xff */
638 copy_pad_fprs(target, regset, &to,
639 sizeof(target->thread.fpu.fpr[0]));
640 }
641
642 return membuf_write(&to, &ctrl_regs, sizeof(ctrl_regs));
643}
644
645static int msa_set(struct task_struct *target,
646 const struct user_regset *regset,
647 unsigned int pos, unsigned int count,
648 const void *kbuf, const void __user *ubuf)
649{
650 const unsigned int wr_size = NUM_FPU_REGS * regset->size;
651 struct msa_control_regs ctrl_regs;
652 unsigned int cp_sz;
653 int i, err, start;
654
655 init_fp_ctx(target);
656
657 if (sizeof(target->thread.fpu.fpr[0]) == regset->size) {
658 /* Trivially copy the vector registers */
659 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf,
660 &target->thread.fpu.fpr,
661 0, wr_size);
662 } else {
663 /* Copy as much context as possible */
664 cp_sz = min_t(unsigned int, regset->size,
665 sizeof(target->thread.fpu.fpr[0]));
666
667 i = start = err = 0;
668 for (; i < NUM_FPU_REGS; i++, start += regset->size) {
669 err |= user_regset_copyin(&pos, &count, &kbuf, &ubuf,
670 &target->thread.fpu.fpr[i],
671 start, start + cp_sz);
672 }
673 }
674
675 if (!err)
676 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, &ctrl_regs,
677 wr_size, wr_size + sizeof(ctrl_regs));
678 if (!err) {
679 target->thread.fpu.fcr31 = ctrl_regs.fcsr & ~FPU_CSR_ALL_X;
680 target->thread.fpu.msacsr = ctrl_regs.msacsr & ~MSA_CSR_CAUSEF;
681 }
682
683 return err;
684}
685
686#endif /* CONFIG_CPU_HAS_MSA */
687
688#if defined(CONFIG_32BIT) || defined(CONFIG_MIPS32_O32)
689
690/*
691 * Copy the DSP context to the supplied 32-bit NT_MIPS_DSP buffer.
692 */
693static int dsp32_get(struct task_struct *target,
694 const struct user_regset *regset,
695 struct membuf to)
696{
697 u32 dspregs[NUM_DSP_REGS + 1];
698 unsigned int i;
699
700 BUG_ON(to.left % sizeof(u32));
701
702 if (!cpu_has_dsp)
703 return -EIO;
704
705 for (i = 0; i < NUM_DSP_REGS; i++)
706 dspregs[i] = target->thread.dsp.dspr[i];
707 dspregs[NUM_DSP_REGS] = target->thread.dsp.dspcontrol;
708 return membuf_write(&to, dspregs, sizeof(dspregs));
709}
710
711/*
712 * Copy the supplied 32-bit NT_MIPS_DSP buffer to the DSP context.
713 */
714static int dsp32_set(struct task_struct *target,
715 const struct user_regset *regset,
716 unsigned int pos, unsigned int count,
717 const void *kbuf, const void __user *ubuf)
718{
719 unsigned int start, num_regs, i;
720 u32 dspregs[NUM_DSP_REGS + 1];
721 int err;
722
723 BUG_ON(count % sizeof(u32));
724
725 if (!cpu_has_dsp)
726 return -EIO;
727
728 start = pos / sizeof(u32);
729 num_regs = count / sizeof(u32);
730
731 if (start + num_regs > NUM_DSP_REGS + 1)
732 return -EIO;
733
734 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, dspregs, 0,
735 sizeof(dspregs));
736 if (err)
737 return err;
738
739 for (i = start; i < num_regs; i++)
740 switch (i) {
741 case 0 ... NUM_DSP_REGS - 1:
742 target->thread.dsp.dspr[i] = (s32)dspregs[i];
743 break;
744 case NUM_DSP_REGS:
745 target->thread.dsp.dspcontrol = (s32)dspregs[i];
746 break;
747 }
748
749 return 0;
750}
751
752#endif /* CONFIG_32BIT || CONFIG_MIPS32_O32 */
753
754#ifdef CONFIG_64BIT
755
756/*
757 * Copy the DSP context to the supplied 64-bit NT_MIPS_DSP buffer.
758 */
759static int dsp64_get(struct task_struct *target,
760 const struct user_regset *regset,
761 struct membuf to)
762{
763 u64 dspregs[NUM_DSP_REGS + 1];
764 unsigned int i;
765
766 BUG_ON(to.left % sizeof(u64));
767
768 if (!cpu_has_dsp)
769 return -EIO;
770
771 for (i = 0; i < NUM_DSP_REGS; i++)
772 dspregs[i] = target->thread.dsp.dspr[i];
773 dspregs[NUM_DSP_REGS] = target->thread.dsp.dspcontrol;
774 return membuf_write(&to, dspregs, sizeof(dspregs));
775}
776
777/*
778 * Copy the supplied 64-bit NT_MIPS_DSP buffer to the DSP context.
779 */
780static int dsp64_set(struct task_struct *target,
781 const struct user_regset *regset,
782 unsigned int pos, unsigned int count,
783 const void *kbuf, const void __user *ubuf)
784{
785 unsigned int start, num_regs, i;
786 u64 dspregs[NUM_DSP_REGS + 1];
787 int err;
788
789 BUG_ON(count % sizeof(u64));
790
791 if (!cpu_has_dsp)
792 return -EIO;
793
794 start = pos / sizeof(u64);
795 num_regs = count / sizeof(u64);
796
797 if (start + num_regs > NUM_DSP_REGS + 1)
798 return -EIO;
799
800 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, dspregs, 0,
801 sizeof(dspregs));
802 if (err)
803 return err;
804
805 for (i = start; i < num_regs; i++)
806 switch (i) {
807 case 0 ... NUM_DSP_REGS - 1:
808 target->thread.dsp.dspr[i] = dspregs[i];
809 break;
810 case NUM_DSP_REGS:
811 target->thread.dsp.dspcontrol = dspregs[i];
812 break;
813 }
814
815 return 0;
816}
817
818#endif /* CONFIG_64BIT */
819
820/*
821 * Determine whether the DSP context is present.
822 */
823static int dsp_active(struct task_struct *target,
824 const struct user_regset *regset)
825{
826 return cpu_has_dsp ? NUM_DSP_REGS + 1 : -ENODEV;
827}
828
829enum mips_regset {
830 REGSET_GPR,
831 REGSET_DSP,
832#ifdef CONFIG_MIPS_FP_SUPPORT
833 REGSET_FPR,
834 REGSET_FP_MODE,
835#endif
836#ifdef CONFIG_CPU_HAS_MSA
837 REGSET_MSA,
838#endif
839};
840
841struct pt_regs_offset {
842 const char *name;
843 int offset;
844};
845
846#define REG_OFFSET_NAME(reg, r) { \
847 .name = #reg, \
848 .offset = offsetof(struct pt_regs, r) \
849}
850
851#define REG_OFFSET_END { \
852 .name = NULL, \
853 .offset = 0 \
854}
855
856static const struct pt_regs_offset regoffset_table[] = {
857 REG_OFFSET_NAME(r0, regs[0]),
858 REG_OFFSET_NAME(r1, regs[1]),
859 REG_OFFSET_NAME(r2, regs[2]),
860 REG_OFFSET_NAME(r3, regs[3]),
861 REG_OFFSET_NAME(r4, regs[4]),
862 REG_OFFSET_NAME(r5, regs[5]),
863 REG_OFFSET_NAME(r6, regs[6]),
864 REG_OFFSET_NAME(r7, regs[7]),
865 REG_OFFSET_NAME(r8, regs[8]),
866 REG_OFFSET_NAME(r9, regs[9]),
867 REG_OFFSET_NAME(r10, regs[10]),
868 REG_OFFSET_NAME(r11, regs[11]),
869 REG_OFFSET_NAME(r12, regs[12]),
870 REG_OFFSET_NAME(r13, regs[13]),
871 REG_OFFSET_NAME(r14, regs[14]),
872 REG_OFFSET_NAME(r15, regs[15]),
873 REG_OFFSET_NAME(r16, regs[16]),
874 REG_OFFSET_NAME(r17, regs[17]),
875 REG_OFFSET_NAME(r18, regs[18]),
876 REG_OFFSET_NAME(r19, regs[19]),
877 REG_OFFSET_NAME(r20, regs[20]),
878 REG_OFFSET_NAME(r21, regs[21]),
879 REG_OFFSET_NAME(r22, regs[22]),
880 REG_OFFSET_NAME(r23, regs[23]),
881 REG_OFFSET_NAME(r24, regs[24]),
882 REG_OFFSET_NAME(r25, regs[25]),
883 REG_OFFSET_NAME(r26, regs[26]),
884 REG_OFFSET_NAME(r27, regs[27]),
885 REG_OFFSET_NAME(r28, regs[28]),
886 REG_OFFSET_NAME(r29, regs[29]),
887 REG_OFFSET_NAME(r30, regs[30]),
888 REG_OFFSET_NAME(r31, regs[31]),
889 REG_OFFSET_NAME(c0_status, cp0_status),
890 REG_OFFSET_NAME(hi, hi),
891 REG_OFFSET_NAME(lo, lo),
892#ifdef CONFIG_CPU_HAS_SMARTMIPS
893 REG_OFFSET_NAME(acx, acx),
894#endif
895 REG_OFFSET_NAME(c0_badvaddr, cp0_badvaddr),
896 REG_OFFSET_NAME(c0_cause, cp0_cause),
897 REG_OFFSET_NAME(c0_epc, cp0_epc),
898#ifdef CONFIG_CPU_CAVIUM_OCTEON
899 REG_OFFSET_NAME(mpl0, mpl[0]),
900 REG_OFFSET_NAME(mpl1, mpl[1]),
901 REG_OFFSET_NAME(mpl2, mpl[2]),
902 REG_OFFSET_NAME(mtp0, mtp[0]),
903 REG_OFFSET_NAME(mtp1, mtp[1]),
904 REG_OFFSET_NAME(mtp2, mtp[2]),
905#endif
906 REG_OFFSET_END,
907};
908
909/**
910 * regs_query_register_offset() - query register offset from its name
911 * @name: the name of a register
912 *
913 * regs_query_register_offset() returns the offset of a register in struct
914 * pt_regs from its name. If the name is invalid, this returns -EINVAL;
915 */
916int regs_query_register_offset(const char *name)
917{
918 const struct pt_regs_offset *roff;
919 for (roff = regoffset_table; roff->name != NULL; roff++)
920 if (!strcmp(roff->name, name))
921 return roff->offset;
922 return -EINVAL;
923}
924
925#if defined(CONFIG_32BIT) || defined(CONFIG_MIPS32_O32)
926
927static const struct user_regset mips_regsets[] = {
928 [REGSET_GPR] = {
929 .core_note_type = NT_PRSTATUS,
930 .n = ELF_NGREG,
931 .size = sizeof(unsigned int),
932 .align = sizeof(unsigned int),
933 .regset_get = gpr32_get,
934 .set = gpr32_set,
935 },
936 [REGSET_DSP] = {
937 .core_note_type = NT_MIPS_DSP,
938 .n = NUM_DSP_REGS + 1,
939 .size = sizeof(u32),
940 .align = sizeof(u32),
941 .regset_get = dsp32_get,
942 .set = dsp32_set,
943 .active = dsp_active,
944 },
945#ifdef CONFIG_MIPS_FP_SUPPORT
946 [REGSET_FPR] = {
947 .core_note_type = NT_PRFPREG,
948 .n = ELF_NFPREG,
949 .size = sizeof(elf_fpreg_t),
950 .align = sizeof(elf_fpreg_t),
951 .regset_get = fpr_get,
952 .set = fpr_set,
953 },
954 [REGSET_FP_MODE] = {
955 .core_note_type = NT_MIPS_FP_MODE,
956 .n = 1,
957 .size = sizeof(int),
958 .align = sizeof(int),
959 .regset_get = fp_mode_get,
960 .set = fp_mode_set,
961 },
962#endif
963#ifdef CONFIG_CPU_HAS_MSA
964 [REGSET_MSA] = {
965 .core_note_type = NT_MIPS_MSA,
966 .n = NUM_FPU_REGS + 1,
967 .size = 16,
968 .align = 16,
969 .regset_get = msa_get,
970 .set = msa_set,
971 },
972#endif
973};
974
975static const struct user_regset_view user_mips_view = {
976 .name = "mips",
977 .e_machine = ELF_ARCH,
978 .ei_osabi = ELF_OSABI,
979 .regsets = mips_regsets,
980 .n = ARRAY_SIZE(mips_regsets),
981};
982
983#endif /* CONFIG_32BIT || CONFIG_MIPS32_O32 */
984
985#ifdef CONFIG_64BIT
986
987static const struct user_regset mips64_regsets[] = {
988 [REGSET_GPR] = {
989 .core_note_type = NT_PRSTATUS,
990 .n = ELF_NGREG,
991 .size = sizeof(unsigned long),
992 .align = sizeof(unsigned long),
993 .regset_get = gpr64_get,
994 .set = gpr64_set,
995 },
996 [REGSET_DSP] = {
997 .core_note_type = NT_MIPS_DSP,
998 .n = NUM_DSP_REGS + 1,
999 .size = sizeof(u64),
1000 .align = sizeof(u64),
1001 .regset_get = dsp64_get,
1002 .set = dsp64_set,
1003 .active = dsp_active,
1004 },
1005#ifdef CONFIG_MIPS_FP_SUPPORT
1006 [REGSET_FP_MODE] = {
1007 .core_note_type = NT_MIPS_FP_MODE,
1008 .n = 1,
1009 .size = sizeof(int),
1010 .align = sizeof(int),
1011 .regset_get = fp_mode_get,
1012 .set = fp_mode_set,
1013 },
1014 [REGSET_FPR] = {
1015 .core_note_type = NT_PRFPREG,
1016 .n = ELF_NFPREG,
1017 .size = sizeof(elf_fpreg_t),
1018 .align = sizeof(elf_fpreg_t),
1019 .regset_get = fpr_get,
1020 .set = fpr_set,
1021 },
1022#endif
1023#ifdef CONFIG_CPU_HAS_MSA
1024 [REGSET_MSA] = {
1025 .core_note_type = NT_MIPS_MSA,
1026 .n = NUM_FPU_REGS + 1,
1027 .size = 16,
1028 .align = 16,
1029 .regset_get = msa_get,
1030 .set = msa_set,
1031 },
1032#endif
1033};
1034
1035static const struct user_regset_view user_mips64_view = {
1036 .name = "mips64",
1037 .e_machine = ELF_ARCH,
1038 .ei_osabi = ELF_OSABI,
1039 .regsets = mips64_regsets,
1040 .n = ARRAY_SIZE(mips64_regsets),
1041};
1042
1043#ifdef CONFIG_MIPS32_N32
1044
1045static const struct user_regset_view user_mipsn32_view = {
1046 .name = "mipsn32",
1047 .e_flags = EF_MIPS_ABI2,
1048 .e_machine = ELF_ARCH,
1049 .ei_osabi = ELF_OSABI,
1050 .regsets = mips64_regsets,
1051 .n = ARRAY_SIZE(mips64_regsets),
1052};
1053
1054#endif /* CONFIG_MIPS32_N32 */
1055
1056#endif /* CONFIG_64BIT */
1057
1058const struct user_regset_view *task_user_regset_view(struct task_struct *task)
1059{
1060#ifdef CONFIG_32BIT
1061 return &user_mips_view;
1062#else
1063#ifdef CONFIG_MIPS32_O32
1064 if (test_tsk_thread_flag(task, TIF_32BIT_REGS))
1065 return &user_mips_view;
1066#endif
1067#ifdef CONFIG_MIPS32_N32
1068 if (test_tsk_thread_flag(task, TIF_32BIT_ADDR))
1069 return &user_mipsn32_view;
1070#endif
1071 return &user_mips64_view;
1072#endif
1073}
1074
1075long arch_ptrace(struct task_struct *child, long request,
1076 unsigned long addr, unsigned long data)
1077{
1078 int ret;
1079 void __user *addrp = (void __user *) addr;
1080 void __user *datavp = (void __user *) data;
1081 unsigned long __user *datalp = (void __user *) data;
1082
1083 switch (request) {
1084 /* when I and D space are separate, these will need to be fixed. */
1085 case PTRACE_PEEKTEXT: /* read word at location addr. */
1086 case PTRACE_PEEKDATA:
1087 ret = generic_ptrace_peekdata(child, addr, data);
1088 break;
1089
1090 /* Read the word at location addr in the USER area. */
1091 case PTRACE_PEEKUSR: {
1092 struct pt_regs *regs;
1093 unsigned long tmp = 0;
1094
1095 regs = task_pt_regs(child);
1096 ret = 0; /* Default return value. */
1097
1098 switch (addr) {
1099 case 0 ... 31:
1100 tmp = regs->regs[addr];
1101 break;
1102#ifdef CONFIG_MIPS_FP_SUPPORT
1103 case FPR_BASE ... FPR_BASE + 31: {
1104 union fpureg *fregs;
1105
1106 if (!tsk_used_math(child)) {
1107 /* FP not yet used */
1108 tmp = -1;
1109 break;
1110 }
1111 fregs = get_fpu_regs(child);
1112
1113#ifdef CONFIG_32BIT
1114 if (test_tsk_thread_flag(child, TIF_32BIT_FPREGS)) {
1115 /*
1116 * The odd registers are actually the high
1117 * order bits of the values stored in the even
1118 * registers.
1119 */
1120 tmp = get_fpr32(&fregs[(addr & ~1) - FPR_BASE],
1121 addr & 1);
1122 break;
1123 }
1124#endif
1125 tmp = get_fpr64(&fregs[addr - FPR_BASE], 0);
1126 break;
1127 }
1128 case FPC_CSR:
1129 tmp = child->thread.fpu.fcr31;
1130 break;
1131 case FPC_EIR:
1132 /* implementation / version register */
1133 tmp = boot_cpu_data.fpu_id;
1134 break;
1135#endif
1136 case PC:
1137 tmp = regs->cp0_epc;
1138 break;
1139 case CAUSE:
1140 tmp = regs->cp0_cause;
1141 break;
1142 case BADVADDR:
1143 tmp = regs->cp0_badvaddr;
1144 break;
1145 case MMHI:
1146 tmp = regs->hi;
1147 break;
1148 case MMLO:
1149 tmp = regs->lo;
1150 break;
1151#ifdef CONFIG_CPU_HAS_SMARTMIPS
1152 case ACX:
1153 tmp = regs->acx;
1154 break;
1155#endif
1156 case DSP_BASE ... DSP_BASE + 5: {
1157 dspreg_t *dregs;
1158
1159 if (!cpu_has_dsp) {
1160 tmp = 0;
1161 ret = -EIO;
1162 goto out;
1163 }
1164 dregs = __get_dsp_regs(child);
1165 tmp = dregs[addr - DSP_BASE];
1166 break;
1167 }
1168 case DSP_CONTROL:
1169 if (!cpu_has_dsp) {
1170 tmp = 0;
1171 ret = -EIO;
1172 goto out;
1173 }
1174 tmp = child->thread.dsp.dspcontrol;
1175 break;
1176 default:
1177 tmp = 0;
1178 ret = -EIO;
1179 goto out;
1180 }
1181 ret = put_user(tmp, datalp);
1182 break;
1183 }
1184
1185 /* when I and D space are separate, this will have to be fixed. */
1186 case PTRACE_POKETEXT: /* write the word at location addr. */
1187 case PTRACE_POKEDATA:
1188 ret = generic_ptrace_pokedata(child, addr, data);
1189 break;
1190
1191 case PTRACE_POKEUSR: {
1192 struct pt_regs *regs;
1193 ret = 0;
1194 regs = task_pt_regs(child);
1195
1196 switch (addr) {
1197 case 0 ... 31:
1198 regs->regs[addr] = data;
1199 /* System call number may have been changed */
1200 if (addr == 2)
1201 mips_syscall_update_nr(child, regs);
1202 else if (addr == 4 &&
1203 mips_syscall_is_indirect(child, regs))
1204 mips_syscall_update_nr(child, regs);
1205 break;
1206#ifdef CONFIG_MIPS_FP_SUPPORT
1207 case FPR_BASE ... FPR_BASE + 31: {
1208 union fpureg *fregs = get_fpu_regs(child);
1209
1210 init_fp_ctx(child);
1211#ifdef CONFIG_32BIT
1212 if (test_tsk_thread_flag(child, TIF_32BIT_FPREGS)) {
1213 /*
1214 * The odd registers are actually the high
1215 * order bits of the values stored in the even
1216 * registers.
1217 */
1218 set_fpr32(&fregs[(addr & ~1) - FPR_BASE],
1219 addr & 1, data);
1220 break;
1221 }
1222#endif
1223 set_fpr64(&fregs[addr - FPR_BASE], 0, data);
1224 break;
1225 }
1226 case FPC_CSR:
1227 init_fp_ctx(child);
1228 ptrace_setfcr31(child, data);
1229 break;
1230#endif
1231 case PC:
1232 regs->cp0_epc = data;
1233 break;
1234 case MMHI:
1235 regs->hi = data;
1236 break;
1237 case MMLO:
1238 regs->lo = data;
1239 break;
1240#ifdef CONFIG_CPU_HAS_SMARTMIPS
1241 case ACX:
1242 regs->acx = data;
1243 break;
1244#endif
1245 case DSP_BASE ... DSP_BASE + 5: {
1246 dspreg_t *dregs;
1247
1248 if (!cpu_has_dsp) {
1249 ret = -EIO;
1250 break;
1251 }
1252
1253 dregs = __get_dsp_regs(child);
1254 dregs[addr - DSP_BASE] = data;
1255 break;
1256 }
1257 case DSP_CONTROL:
1258 if (!cpu_has_dsp) {
1259 ret = -EIO;
1260 break;
1261 }
1262 child->thread.dsp.dspcontrol = data;
1263 break;
1264 default:
1265 /* The rest are not allowed. */
1266 ret = -EIO;
1267 break;
1268 }
1269 break;
1270 }
1271
1272 case PTRACE_GETREGS:
1273 ret = ptrace_getregs(child, datavp);
1274 break;
1275
1276 case PTRACE_SETREGS:
1277 ret = ptrace_setregs(child, datavp);
1278 break;
1279
1280#ifdef CONFIG_MIPS_FP_SUPPORT
1281 case PTRACE_GETFPREGS:
1282 ret = ptrace_getfpregs(child, datavp);
1283 break;
1284
1285 case PTRACE_SETFPREGS:
1286 ret = ptrace_setfpregs(child, datavp);
1287 break;
1288#endif
1289 case PTRACE_GET_THREAD_AREA:
1290 ret = put_user(task_thread_info(child)->tp_value, datalp);
1291 break;
1292
1293 case PTRACE_GET_WATCH_REGS:
1294 ret = ptrace_get_watch_regs(child, addrp);
1295 break;
1296
1297 case PTRACE_SET_WATCH_REGS:
1298 ret = ptrace_set_watch_regs(child, addrp);
1299 break;
1300
1301 default:
1302 ret = ptrace_request(child, request, addr, data);
1303 break;
1304 }
1305 out:
1306 return ret;
1307}
1308
1309/*
1310 * Notification of system call entry/exit
1311 * - triggered by current->work.syscall_trace
1312 */
1313asmlinkage long syscall_trace_enter(struct pt_regs *regs, long syscall)
1314{
1315 user_exit();
1316
1317 current_thread_info()->syscall = syscall;
1318
1319 if (test_thread_flag(TIF_SYSCALL_TRACE)) {
1320 if (ptrace_report_syscall_entry(regs))
1321 return -1;
1322 syscall = current_thread_info()->syscall;
1323 }
1324
1325#ifdef CONFIG_SECCOMP
1326 if (unlikely(test_thread_flag(TIF_SECCOMP))) {
1327 int ret, i;
1328 struct seccomp_data sd;
1329 unsigned long args[6];
1330
1331 sd.nr = syscall;
1332 sd.arch = syscall_get_arch(current);
1333 syscall_get_arguments(current, regs, args);
1334 for (i = 0; i < 6; i++)
1335 sd.args[i] = args[i];
1336 sd.instruction_pointer = KSTK_EIP(current);
1337
1338 ret = __secure_computing(&sd);
1339 if (ret == -1)
1340 return ret;
1341 syscall = current_thread_info()->syscall;
1342 }
1343#endif
1344
1345 if (unlikely(test_thread_flag(TIF_SYSCALL_TRACEPOINT)))
1346 trace_sys_enter(regs, regs->regs[2]);
1347
1348 audit_syscall_entry(syscall, regs->regs[4], regs->regs[5],
1349 regs->regs[6], regs->regs[7]);
1350
1351 /*
1352 * Negative syscall numbers are mistaken for rejected syscalls, but
1353 * won't have had the return value set appropriately, so we do so now.
1354 */
1355 if (syscall < 0)
1356 syscall_set_return_value(current, regs, -ENOSYS, 0);
1357 return syscall;
1358}
1359
1360/*
1361 * Notification of system call entry/exit
1362 * - triggered by current->work.syscall_trace
1363 */
1364asmlinkage void syscall_trace_leave(struct pt_regs *regs)
1365{
1366 /*
1367 * We may come here right after calling schedule_user()
1368 * or do_notify_resume(), in which case we can be in RCU
1369 * user mode.
1370 */
1371 user_exit();
1372
1373 audit_syscall_exit(regs);
1374
1375 if (unlikely(test_thread_flag(TIF_SYSCALL_TRACEPOINT)))
1376 trace_sys_exit(regs, regs_return_value(regs));
1377
1378 if (test_thread_flag(TIF_SYSCALL_TRACE))
1379 ptrace_report_syscall_exit(regs, 0);
1380
1381 user_enter();
1382}
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 1992 Ross Biro
7 * Copyright (C) Linus Torvalds
8 * Copyright (C) 1994, 95, 96, 97, 98, 2000 Ralf Baechle
9 * Copyright (C) 1996 David S. Miller
10 * Kevin D. Kissell, kevink@mips.com and Carsten Langgaard, carstenl@mips.com
11 * Copyright (C) 1999 MIPS Technologies, Inc.
12 * Copyright (C) 2000 Ulf Carlsson
13 *
14 * At this time Linux/MIPS64 only supports syscall tracing, even for 32-bit
15 * binaries.
16 */
17#include <linux/compiler.h>
18#include <linux/context_tracking.h>
19#include <linux/elf.h>
20#include <linux/kernel.h>
21#include <linux/sched.h>
22#include <linux/mm.h>
23#include <linux/errno.h>
24#include <linux/ptrace.h>
25#include <linux/regset.h>
26#include <linux/smp.h>
27#include <linux/security.h>
28#include <linux/stddef.h>
29#include <linux/tracehook.h>
30#include <linux/audit.h>
31#include <linux/seccomp.h>
32#include <linux/ftrace.h>
33
34#include <asm/byteorder.h>
35#include <asm/cpu.h>
36#include <asm/cpu-info.h>
37#include <asm/dsp.h>
38#include <asm/fpu.h>
39#include <asm/mipsregs.h>
40#include <asm/mipsmtregs.h>
41#include <asm/pgtable.h>
42#include <asm/page.h>
43#include <asm/syscall.h>
44#include <linux/uaccess.h>
45#include <asm/bootinfo.h>
46#include <asm/reg.h>
47
48#define CREATE_TRACE_POINTS
49#include <trace/events/syscalls.h>
50
51static void init_fp_ctx(struct task_struct *target)
52{
53 /* If FP has been used then the target already has context */
54 if (tsk_used_math(target))
55 return;
56
57 /* Begin with data registers set to all 1s... */
58 memset(&target->thread.fpu.fpr, ~0, sizeof(target->thread.fpu.fpr));
59
60 /* FCSR has been preset by `mips_set_personality_nan'. */
61
62 /*
63 * Record that the target has "used" math, such that the context
64 * just initialised, and any modifications made by the caller,
65 * aren't discarded.
66 */
67 set_stopped_child_used_math(target);
68}
69
70/*
71 * Called by kernel/ptrace.c when detaching..
72 *
73 * Make sure single step bits etc are not set.
74 */
75void ptrace_disable(struct task_struct *child)
76{
77 /* Don't load the watchpoint registers for the ex-child. */
78 clear_tsk_thread_flag(child, TIF_LOAD_WATCH);
79}
80
81/*
82 * Poke at FCSR according to its mask. Set the Cause bits even
83 * if a corresponding Enable bit is set. This will be noticed at
84 * the time the thread is switched to and SIGFPE thrown accordingly.
85 */
86static void ptrace_setfcr31(struct task_struct *child, u32 value)
87{
88 u32 fcr31;
89 u32 mask;
90
91 fcr31 = child->thread.fpu.fcr31;
92 mask = boot_cpu_data.fpu_msk31;
93 child->thread.fpu.fcr31 = (value & ~mask) | (fcr31 & mask);
94}
95
96/*
97 * Read a general register set. We always use the 64-bit format, even
98 * for 32-bit kernels and for 32-bit processes on a 64-bit kernel.
99 * Registers are sign extended to fill the available space.
100 */
101int ptrace_getregs(struct task_struct *child, struct user_pt_regs __user *data)
102{
103 struct pt_regs *regs;
104 int i;
105
106 if (!access_ok(VERIFY_WRITE, data, 38 * 8))
107 return -EIO;
108
109 regs = task_pt_regs(child);
110
111 for (i = 0; i < 32; i++)
112 __put_user((long)regs->regs[i], (__s64 __user *)&data->regs[i]);
113 __put_user((long)regs->lo, (__s64 __user *)&data->lo);
114 __put_user((long)regs->hi, (__s64 __user *)&data->hi);
115 __put_user((long)regs->cp0_epc, (__s64 __user *)&data->cp0_epc);
116 __put_user((long)regs->cp0_badvaddr, (__s64 __user *)&data->cp0_badvaddr);
117 __put_user((long)regs->cp0_status, (__s64 __user *)&data->cp0_status);
118 __put_user((long)regs->cp0_cause, (__s64 __user *)&data->cp0_cause);
119
120 return 0;
121}
122
123/*
124 * Write a general register set. As for PTRACE_GETREGS, we always use
125 * the 64-bit format. On a 32-bit kernel only the lower order half
126 * (according to endianness) will be used.
127 */
128int ptrace_setregs(struct task_struct *child, struct user_pt_regs __user *data)
129{
130 struct pt_regs *regs;
131 int i;
132
133 if (!access_ok(VERIFY_READ, data, 38 * 8))
134 return -EIO;
135
136 regs = task_pt_regs(child);
137
138 for (i = 0; i < 32; i++)
139 __get_user(regs->regs[i], (__s64 __user *)&data->regs[i]);
140 __get_user(regs->lo, (__s64 __user *)&data->lo);
141 __get_user(regs->hi, (__s64 __user *)&data->hi);
142 __get_user(regs->cp0_epc, (__s64 __user *)&data->cp0_epc);
143
144 /* badvaddr, status, and cause may not be written. */
145
146 return 0;
147}
148
149int ptrace_getfpregs(struct task_struct *child, __u32 __user *data)
150{
151 int i;
152
153 if (!access_ok(VERIFY_WRITE, data, 33 * 8))
154 return -EIO;
155
156 if (tsk_used_math(child)) {
157 union fpureg *fregs = get_fpu_regs(child);
158 for (i = 0; i < 32; i++)
159 __put_user(get_fpr64(&fregs[i], 0),
160 i + (__u64 __user *)data);
161 } else {
162 for (i = 0; i < 32; i++)
163 __put_user((__u64) -1, i + (__u64 __user *) data);
164 }
165
166 __put_user(child->thread.fpu.fcr31, data + 64);
167 __put_user(boot_cpu_data.fpu_id, data + 65);
168
169 return 0;
170}
171
172int ptrace_setfpregs(struct task_struct *child, __u32 __user *data)
173{
174 union fpureg *fregs;
175 u64 fpr_val;
176 u32 value;
177 int i;
178
179 if (!access_ok(VERIFY_READ, data, 33 * 8))
180 return -EIO;
181
182 init_fp_ctx(child);
183 fregs = get_fpu_regs(child);
184
185 for (i = 0; i < 32; i++) {
186 __get_user(fpr_val, i + (__u64 __user *)data);
187 set_fpr64(&fregs[i], 0, fpr_val);
188 }
189
190 __get_user(value, data + 64);
191 ptrace_setfcr31(child, value);
192
193 /* FIR may not be written. */
194
195 return 0;
196}
197
198int ptrace_get_watch_regs(struct task_struct *child,
199 struct pt_watch_regs __user *addr)
200{
201 enum pt_watch_style style;
202 int i;
203
204 if (!cpu_has_watch || boot_cpu_data.watch_reg_use_cnt == 0)
205 return -EIO;
206 if (!access_ok(VERIFY_WRITE, addr, sizeof(struct pt_watch_regs)))
207 return -EIO;
208
209#ifdef CONFIG_32BIT
210 style = pt_watch_style_mips32;
211#define WATCH_STYLE mips32
212#else
213 style = pt_watch_style_mips64;
214#define WATCH_STYLE mips64
215#endif
216
217 __put_user(style, &addr->style);
218 __put_user(boot_cpu_data.watch_reg_use_cnt,
219 &addr->WATCH_STYLE.num_valid);
220 for (i = 0; i < boot_cpu_data.watch_reg_use_cnt; i++) {
221 __put_user(child->thread.watch.mips3264.watchlo[i],
222 &addr->WATCH_STYLE.watchlo[i]);
223 __put_user(child->thread.watch.mips3264.watchhi[i] &
224 (MIPS_WATCHHI_MASK | MIPS_WATCHHI_IRW),
225 &addr->WATCH_STYLE.watchhi[i]);
226 __put_user(boot_cpu_data.watch_reg_masks[i],
227 &addr->WATCH_STYLE.watch_masks[i]);
228 }
229 for (; i < 8; i++) {
230 __put_user(0, &addr->WATCH_STYLE.watchlo[i]);
231 __put_user(0, &addr->WATCH_STYLE.watchhi[i]);
232 __put_user(0, &addr->WATCH_STYLE.watch_masks[i]);
233 }
234
235 return 0;
236}
237
238int ptrace_set_watch_regs(struct task_struct *child,
239 struct pt_watch_regs __user *addr)
240{
241 int i;
242 int watch_active = 0;
243 unsigned long lt[NUM_WATCH_REGS];
244 u16 ht[NUM_WATCH_REGS];
245
246 if (!cpu_has_watch || boot_cpu_data.watch_reg_use_cnt == 0)
247 return -EIO;
248 if (!access_ok(VERIFY_READ, addr, sizeof(struct pt_watch_regs)))
249 return -EIO;
250 /* Check the values. */
251 for (i = 0; i < boot_cpu_data.watch_reg_use_cnt; i++) {
252 __get_user(lt[i], &addr->WATCH_STYLE.watchlo[i]);
253#ifdef CONFIG_32BIT
254 if (lt[i] & __UA_LIMIT)
255 return -EINVAL;
256#else
257 if (test_tsk_thread_flag(child, TIF_32BIT_ADDR)) {
258 if (lt[i] & 0xffffffff80000000UL)
259 return -EINVAL;
260 } else {
261 if (lt[i] & __UA_LIMIT)
262 return -EINVAL;
263 }
264#endif
265 __get_user(ht[i], &addr->WATCH_STYLE.watchhi[i]);
266 if (ht[i] & ~MIPS_WATCHHI_MASK)
267 return -EINVAL;
268 }
269 /* Install them. */
270 for (i = 0; i < boot_cpu_data.watch_reg_use_cnt; i++) {
271 if (lt[i] & MIPS_WATCHLO_IRW)
272 watch_active = 1;
273 child->thread.watch.mips3264.watchlo[i] = lt[i];
274 /* Set the G bit. */
275 child->thread.watch.mips3264.watchhi[i] = ht[i];
276 }
277
278 if (watch_active)
279 set_tsk_thread_flag(child, TIF_LOAD_WATCH);
280 else
281 clear_tsk_thread_flag(child, TIF_LOAD_WATCH);
282
283 return 0;
284}
285
286/* regset get/set implementations */
287
288#if defined(CONFIG_32BIT) || defined(CONFIG_MIPS32_O32)
289
290static int gpr32_get(struct task_struct *target,
291 const struct user_regset *regset,
292 unsigned int pos, unsigned int count,
293 void *kbuf, void __user *ubuf)
294{
295 struct pt_regs *regs = task_pt_regs(target);
296 u32 uregs[ELF_NGREG] = {};
297 unsigned i;
298
299 for (i = MIPS32_EF_R1; i <= MIPS32_EF_R31; i++) {
300 /* k0/k1 are copied as zero. */
301 if (i == MIPS32_EF_R26 || i == MIPS32_EF_R27)
302 continue;
303
304 uregs[i] = regs->regs[i - MIPS32_EF_R0];
305 }
306
307 uregs[MIPS32_EF_LO] = regs->lo;
308 uregs[MIPS32_EF_HI] = regs->hi;
309 uregs[MIPS32_EF_CP0_EPC] = regs->cp0_epc;
310 uregs[MIPS32_EF_CP0_BADVADDR] = regs->cp0_badvaddr;
311 uregs[MIPS32_EF_CP0_STATUS] = regs->cp0_status;
312 uregs[MIPS32_EF_CP0_CAUSE] = regs->cp0_cause;
313
314 return user_regset_copyout(&pos, &count, &kbuf, &ubuf, uregs, 0,
315 sizeof(uregs));
316}
317
318static int gpr32_set(struct task_struct *target,
319 const struct user_regset *regset,
320 unsigned int pos, unsigned int count,
321 const void *kbuf, const void __user *ubuf)
322{
323 struct pt_regs *regs = task_pt_regs(target);
324 u32 uregs[ELF_NGREG];
325 unsigned start, num_regs, i;
326 int err;
327
328 start = pos / sizeof(u32);
329 num_regs = count / sizeof(u32);
330
331 if (start + num_regs > ELF_NGREG)
332 return -EIO;
333
334 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, uregs, 0,
335 sizeof(uregs));
336 if (err)
337 return err;
338
339 for (i = start; i < num_regs; i++) {
340 /*
341 * Cast all values to signed here so that if this is a 64-bit
342 * kernel, the supplied 32-bit values will be sign extended.
343 */
344 switch (i) {
345 case MIPS32_EF_R1 ... MIPS32_EF_R25:
346 /* k0/k1 are ignored. */
347 case MIPS32_EF_R28 ... MIPS32_EF_R31:
348 regs->regs[i - MIPS32_EF_R0] = (s32)uregs[i];
349 break;
350 case MIPS32_EF_LO:
351 regs->lo = (s32)uregs[i];
352 break;
353 case MIPS32_EF_HI:
354 regs->hi = (s32)uregs[i];
355 break;
356 case MIPS32_EF_CP0_EPC:
357 regs->cp0_epc = (s32)uregs[i];
358 break;
359 }
360 }
361
362 return 0;
363}
364
365#endif /* CONFIG_32BIT || CONFIG_MIPS32_O32 */
366
367#ifdef CONFIG_64BIT
368
369static int gpr64_get(struct task_struct *target,
370 const struct user_regset *regset,
371 unsigned int pos, unsigned int count,
372 void *kbuf, void __user *ubuf)
373{
374 struct pt_regs *regs = task_pt_regs(target);
375 u64 uregs[ELF_NGREG] = {};
376 unsigned i;
377
378 for (i = MIPS64_EF_R1; i <= MIPS64_EF_R31; i++) {
379 /* k0/k1 are copied as zero. */
380 if (i == MIPS64_EF_R26 || i == MIPS64_EF_R27)
381 continue;
382
383 uregs[i] = regs->regs[i - MIPS64_EF_R0];
384 }
385
386 uregs[MIPS64_EF_LO] = regs->lo;
387 uregs[MIPS64_EF_HI] = regs->hi;
388 uregs[MIPS64_EF_CP0_EPC] = regs->cp0_epc;
389 uregs[MIPS64_EF_CP0_BADVADDR] = regs->cp0_badvaddr;
390 uregs[MIPS64_EF_CP0_STATUS] = regs->cp0_status;
391 uregs[MIPS64_EF_CP0_CAUSE] = regs->cp0_cause;
392
393 return user_regset_copyout(&pos, &count, &kbuf, &ubuf, uregs, 0,
394 sizeof(uregs));
395}
396
397static int gpr64_set(struct task_struct *target,
398 const struct user_regset *regset,
399 unsigned int pos, unsigned int count,
400 const void *kbuf, const void __user *ubuf)
401{
402 struct pt_regs *regs = task_pt_regs(target);
403 u64 uregs[ELF_NGREG];
404 unsigned start, num_regs, i;
405 int err;
406
407 start = pos / sizeof(u64);
408 num_regs = count / sizeof(u64);
409
410 if (start + num_regs > ELF_NGREG)
411 return -EIO;
412
413 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf, uregs, 0,
414 sizeof(uregs));
415 if (err)
416 return err;
417
418 for (i = start; i < num_regs; i++) {
419 switch (i) {
420 case MIPS64_EF_R1 ... MIPS64_EF_R25:
421 /* k0/k1 are ignored. */
422 case MIPS64_EF_R28 ... MIPS64_EF_R31:
423 regs->regs[i - MIPS64_EF_R0] = uregs[i];
424 break;
425 case MIPS64_EF_LO:
426 regs->lo = uregs[i];
427 break;
428 case MIPS64_EF_HI:
429 regs->hi = uregs[i];
430 break;
431 case MIPS64_EF_CP0_EPC:
432 regs->cp0_epc = uregs[i];
433 break;
434 }
435 }
436
437 return 0;
438}
439
440#endif /* CONFIG_64BIT */
441
442static int fpr_get(struct task_struct *target,
443 const struct user_regset *regset,
444 unsigned int pos, unsigned int count,
445 void *kbuf, void __user *ubuf)
446{
447 unsigned i;
448 int err;
449 u64 fpr_val;
450
451 /* XXX fcr31 */
452
453 if (sizeof(target->thread.fpu.fpr[i]) == sizeof(elf_fpreg_t))
454 return user_regset_copyout(&pos, &count, &kbuf, &ubuf,
455 &target->thread.fpu,
456 0, sizeof(elf_fpregset_t));
457
458 for (i = 0; i < NUM_FPU_REGS; i++) {
459 fpr_val = get_fpr64(&target->thread.fpu.fpr[i], 0);
460 err = user_regset_copyout(&pos, &count, &kbuf, &ubuf,
461 &fpr_val, i * sizeof(elf_fpreg_t),
462 (i + 1) * sizeof(elf_fpreg_t));
463 if (err)
464 return err;
465 }
466
467 return 0;
468}
469
470static int fpr_set(struct task_struct *target,
471 const struct user_regset *regset,
472 unsigned int pos, unsigned int count,
473 const void *kbuf, const void __user *ubuf)
474{
475 unsigned i;
476 int err;
477 u64 fpr_val;
478
479 /* XXX fcr31 */
480
481 init_fp_ctx(target);
482
483 if (sizeof(target->thread.fpu.fpr[i]) == sizeof(elf_fpreg_t))
484 return user_regset_copyin(&pos, &count, &kbuf, &ubuf,
485 &target->thread.fpu,
486 0, sizeof(elf_fpregset_t));
487
488 BUILD_BUG_ON(sizeof(fpr_val) != sizeof(elf_fpreg_t));
489 for (i = 0; i < NUM_FPU_REGS && count >= sizeof(elf_fpreg_t); i++) {
490 err = user_regset_copyin(&pos, &count, &kbuf, &ubuf,
491 &fpr_val, i * sizeof(elf_fpreg_t),
492 (i + 1) * sizeof(elf_fpreg_t));
493 if (err)
494 return err;
495 set_fpr64(&target->thread.fpu.fpr[i], 0, fpr_val);
496 }
497
498 return 0;
499}
500
501enum mips_regset {
502 REGSET_GPR,
503 REGSET_FPR,
504};
505
506struct pt_regs_offset {
507 const char *name;
508 int offset;
509};
510
511#define REG_OFFSET_NAME(reg, r) { \
512 .name = #reg, \
513 .offset = offsetof(struct pt_regs, r) \
514}
515
516#define REG_OFFSET_END { \
517 .name = NULL, \
518 .offset = 0 \
519}
520
521static const struct pt_regs_offset regoffset_table[] = {
522 REG_OFFSET_NAME(r0, regs[0]),
523 REG_OFFSET_NAME(r1, regs[1]),
524 REG_OFFSET_NAME(r2, regs[2]),
525 REG_OFFSET_NAME(r3, regs[3]),
526 REG_OFFSET_NAME(r4, regs[4]),
527 REG_OFFSET_NAME(r5, regs[5]),
528 REG_OFFSET_NAME(r6, regs[6]),
529 REG_OFFSET_NAME(r7, regs[7]),
530 REG_OFFSET_NAME(r8, regs[8]),
531 REG_OFFSET_NAME(r9, regs[9]),
532 REG_OFFSET_NAME(r10, regs[10]),
533 REG_OFFSET_NAME(r11, regs[11]),
534 REG_OFFSET_NAME(r12, regs[12]),
535 REG_OFFSET_NAME(r13, regs[13]),
536 REG_OFFSET_NAME(r14, regs[14]),
537 REG_OFFSET_NAME(r15, regs[15]),
538 REG_OFFSET_NAME(r16, regs[16]),
539 REG_OFFSET_NAME(r17, regs[17]),
540 REG_OFFSET_NAME(r18, regs[18]),
541 REG_OFFSET_NAME(r19, regs[19]),
542 REG_OFFSET_NAME(r20, regs[20]),
543 REG_OFFSET_NAME(r21, regs[21]),
544 REG_OFFSET_NAME(r22, regs[22]),
545 REG_OFFSET_NAME(r23, regs[23]),
546 REG_OFFSET_NAME(r24, regs[24]),
547 REG_OFFSET_NAME(r25, regs[25]),
548 REG_OFFSET_NAME(r26, regs[26]),
549 REG_OFFSET_NAME(r27, regs[27]),
550 REG_OFFSET_NAME(r28, regs[28]),
551 REG_OFFSET_NAME(r29, regs[29]),
552 REG_OFFSET_NAME(r30, regs[30]),
553 REG_OFFSET_NAME(r31, regs[31]),
554 REG_OFFSET_NAME(c0_status, cp0_status),
555 REG_OFFSET_NAME(hi, hi),
556 REG_OFFSET_NAME(lo, lo),
557#ifdef CONFIG_CPU_HAS_SMARTMIPS
558 REG_OFFSET_NAME(acx, acx),
559#endif
560 REG_OFFSET_NAME(c0_badvaddr, cp0_badvaddr),
561 REG_OFFSET_NAME(c0_cause, cp0_cause),
562 REG_OFFSET_NAME(c0_epc, cp0_epc),
563#ifdef CONFIG_CPU_CAVIUM_OCTEON
564 REG_OFFSET_NAME(mpl0, mpl[0]),
565 REG_OFFSET_NAME(mpl1, mpl[1]),
566 REG_OFFSET_NAME(mpl2, mpl[2]),
567 REG_OFFSET_NAME(mtp0, mtp[0]),
568 REG_OFFSET_NAME(mtp1, mtp[1]),
569 REG_OFFSET_NAME(mtp2, mtp[2]),
570#endif
571 REG_OFFSET_END,
572};
573
574/**
575 * regs_query_register_offset() - query register offset from its name
576 * @name: the name of a register
577 *
578 * regs_query_register_offset() returns the offset of a register in struct
579 * pt_regs from its name. If the name is invalid, this returns -EINVAL;
580 */
581int regs_query_register_offset(const char *name)
582{
583 const struct pt_regs_offset *roff;
584 for (roff = regoffset_table; roff->name != NULL; roff++)
585 if (!strcmp(roff->name, name))
586 return roff->offset;
587 return -EINVAL;
588}
589
590#if defined(CONFIG_32BIT) || defined(CONFIG_MIPS32_O32)
591
592static const struct user_regset mips_regsets[] = {
593 [REGSET_GPR] = {
594 .core_note_type = NT_PRSTATUS,
595 .n = ELF_NGREG,
596 .size = sizeof(unsigned int),
597 .align = sizeof(unsigned int),
598 .get = gpr32_get,
599 .set = gpr32_set,
600 },
601 [REGSET_FPR] = {
602 .core_note_type = NT_PRFPREG,
603 .n = ELF_NFPREG,
604 .size = sizeof(elf_fpreg_t),
605 .align = sizeof(elf_fpreg_t),
606 .get = fpr_get,
607 .set = fpr_set,
608 },
609};
610
611static const struct user_regset_view user_mips_view = {
612 .name = "mips",
613 .e_machine = ELF_ARCH,
614 .ei_osabi = ELF_OSABI,
615 .regsets = mips_regsets,
616 .n = ARRAY_SIZE(mips_regsets),
617};
618
619#endif /* CONFIG_32BIT || CONFIG_MIPS32_O32 */
620
621#ifdef CONFIG_64BIT
622
623static const struct user_regset mips64_regsets[] = {
624 [REGSET_GPR] = {
625 .core_note_type = NT_PRSTATUS,
626 .n = ELF_NGREG,
627 .size = sizeof(unsigned long),
628 .align = sizeof(unsigned long),
629 .get = gpr64_get,
630 .set = gpr64_set,
631 },
632 [REGSET_FPR] = {
633 .core_note_type = NT_PRFPREG,
634 .n = ELF_NFPREG,
635 .size = sizeof(elf_fpreg_t),
636 .align = sizeof(elf_fpreg_t),
637 .get = fpr_get,
638 .set = fpr_set,
639 },
640};
641
642static const struct user_regset_view user_mips64_view = {
643 .name = "mips64",
644 .e_machine = ELF_ARCH,
645 .ei_osabi = ELF_OSABI,
646 .regsets = mips64_regsets,
647 .n = ARRAY_SIZE(mips64_regsets),
648};
649
650#endif /* CONFIG_64BIT */
651
652const struct user_regset_view *task_user_regset_view(struct task_struct *task)
653{
654#ifdef CONFIG_32BIT
655 return &user_mips_view;
656#else
657#ifdef CONFIG_MIPS32_O32
658 if (test_tsk_thread_flag(task, TIF_32BIT_REGS))
659 return &user_mips_view;
660#endif
661 return &user_mips64_view;
662#endif
663}
664
665long arch_ptrace(struct task_struct *child, long request,
666 unsigned long addr, unsigned long data)
667{
668 int ret;
669 void __user *addrp = (void __user *) addr;
670 void __user *datavp = (void __user *) data;
671 unsigned long __user *datalp = (void __user *) data;
672
673 switch (request) {
674 /* when I and D space are separate, these will need to be fixed. */
675 case PTRACE_PEEKTEXT: /* read word at location addr. */
676 case PTRACE_PEEKDATA:
677 ret = generic_ptrace_peekdata(child, addr, data);
678 break;
679
680 /* Read the word at location addr in the USER area. */
681 case PTRACE_PEEKUSR: {
682 struct pt_regs *regs;
683 union fpureg *fregs;
684 unsigned long tmp = 0;
685
686 regs = task_pt_regs(child);
687 ret = 0; /* Default return value. */
688
689 switch (addr) {
690 case 0 ... 31:
691 tmp = regs->regs[addr];
692 break;
693 case FPR_BASE ... FPR_BASE + 31:
694 if (!tsk_used_math(child)) {
695 /* FP not yet used */
696 tmp = -1;
697 break;
698 }
699 fregs = get_fpu_regs(child);
700
701#ifdef CONFIG_32BIT
702 if (test_thread_flag(TIF_32BIT_FPREGS)) {
703 /*
704 * The odd registers are actually the high
705 * order bits of the values stored in the even
706 * registers - unless we're using r2k_switch.S.
707 */
708 tmp = get_fpr32(&fregs[(addr & ~1) - FPR_BASE],
709 addr & 1);
710 break;
711 }
712#endif
713 tmp = get_fpr32(&fregs[addr - FPR_BASE], 0);
714 break;
715 case PC:
716 tmp = regs->cp0_epc;
717 break;
718 case CAUSE:
719 tmp = regs->cp0_cause;
720 break;
721 case BADVADDR:
722 tmp = regs->cp0_badvaddr;
723 break;
724 case MMHI:
725 tmp = regs->hi;
726 break;
727 case MMLO:
728 tmp = regs->lo;
729 break;
730#ifdef CONFIG_CPU_HAS_SMARTMIPS
731 case ACX:
732 tmp = regs->acx;
733 break;
734#endif
735 case FPC_CSR:
736 tmp = child->thread.fpu.fcr31;
737 break;
738 case FPC_EIR:
739 /* implementation / version register */
740 tmp = boot_cpu_data.fpu_id;
741 break;
742 case DSP_BASE ... DSP_BASE + 5: {
743 dspreg_t *dregs;
744
745 if (!cpu_has_dsp) {
746 tmp = 0;
747 ret = -EIO;
748 goto out;
749 }
750 dregs = __get_dsp_regs(child);
751 tmp = (unsigned long) (dregs[addr - DSP_BASE]);
752 break;
753 }
754 case DSP_CONTROL:
755 if (!cpu_has_dsp) {
756 tmp = 0;
757 ret = -EIO;
758 goto out;
759 }
760 tmp = child->thread.dsp.dspcontrol;
761 break;
762 default:
763 tmp = 0;
764 ret = -EIO;
765 goto out;
766 }
767 ret = put_user(tmp, datalp);
768 break;
769 }
770
771 /* when I and D space are separate, this will have to be fixed. */
772 case PTRACE_POKETEXT: /* write the word at location addr. */
773 case PTRACE_POKEDATA:
774 ret = generic_ptrace_pokedata(child, addr, data);
775 break;
776
777 case PTRACE_POKEUSR: {
778 struct pt_regs *regs;
779 ret = 0;
780 regs = task_pt_regs(child);
781
782 switch (addr) {
783 case 0 ... 31:
784 regs->regs[addr] = data;
785 break;
786 case FPR_BASE ... FPR_BASE + 31: {
787 union fpureg *fregs = get_fpu_regs(child);
788
789 init_fp_ctx(child);
790#ifdef CONFIG_32BIT
791 if (test_thread_flag(TIF_32BIT_FPREGS)) {
792 /*
793 * The odd registers are actually the high
794 * order bits of the values stored in the even
795 * registers - unless we're using r2k_switch.S.
796 */
797 set_fpr32(&fregs[(addr & ~1) - FPR_BASE],
798 addr & 1, data);
799 break;
800 }
801#endif
802 set_fpr64(&fregs[addr - FPR_BASE], 0, data);
803 break;
804 }
805 case PC:
806 regs->cp0_epc = data;
807 break;
808 case MMHI:
809 regs->hi = data;
810 break;
811 case MMLO:
812 regs->lo = data;
813 break;
814#ifdef CONFIG_CPU_HAS_SMARTMIPS
815 case ACX:
816 regs->acx = data;
817 break;
818#endif
819 case FPC_CSR:
820 init_fp_ctx(child);
821 ptrace_setfcr31(child, data);
822 break;
823 case DSP_BASE ... DSP_BASE + 5: {
824 dspreg_t *dregs;
825
826 if (!cpu_has_dsp) {
827 ret = -EIO;
828 break;
829 }
830
831 dregs = __get_dsp_regs(child);
832 dregs[addr - DSP_BASE] = data;
833 break;
834 }
835 case DSP_CONTROL:
836 if (!cpu_has_dsp) {
837 ret = -EIO;
838 break;
839 }
840 child->thread.dsp.dspcontrol = data;
841 break;
842 default:
843 /* The rest are not allowed. */
844 ret = -EIO;
845 break;
846 }
847 break;
848 }
849
850 case PTRACE_GETREGS:
851 ret = ptrace_getregs(child, datavp);
852 break;
853
854 case PTRACE_SETREGS:
855 ret = ptrace_setregs(child, datavp);
856 break;
857
858 case PTRACE_GETFPREGS:
859 ret = ptrace_getfpregs(child, datavp);
860 break;
861
862 case PTRACE_SETFPREGS:
863 ret = ptrace_setfpregs(child, datavp);
864 break;
865
866 case PTRACE_GET_THREAD_AREA:
867 ret = put_user(task_thread_info(child)->tp_value, datalp);
868 break;
869
870 case PTRACE_GET_WATCH_REGS:
871 ret = ptrace_get_watch_regs(child, addrp);
872 break;
873
874 case PTRACE_SET_WATCH_REGS:
875 ret = ptrace_set_watch_regs(child, addrp);
876 break;
877
878 default:
879 ret = ptrace_request(child, request, addr, data);
880 break;
881 }
882 out:
883 return ret;
884}
885
886/*
887 * Notification of system call entry/exit
888 * - triggered by current->work.syscall_trace
889 */
890asmlinkage long syscall_trace_enter(struct pt_regs *regs, long syscall)
891{
892 user_exit();
893
894 current_thread_info()->syscall = syscall;
895
896 if (test_thread_flag(TIF_SYSCALL_TRACE) &&
897 tracehook_report_syscall_entry(regs))
898 return -1;
899
900 if (secure_computing(NULL) == -1)
901 return -1;
902
903 if (unlikely(test_thread_flag(TIF_SYSCALL_TRACEPOINT)))
904 trace_sys_enter(regs, regs->regs[2]);
905
906 audit_syscall_entry(syscall, regs->regs[4], regs->regs[5],
907 regs->regs[6], regs->regs[7]);
908 return syscall;
909}
910
911/*
912 * Notification of system call entry/exit
913 * - triggered by current->work.syscall_trace
914 */
915asmlinkage void syscall_trace_leave(struct pt_regs *regs)
916{
917 /*
918 * We may come here right after calling schedule_user()
919 * or do_notify_resume(), in which case we can be in RCU
920 * user mode.
921 */
922 user_exit();
923
924 audit_syscall_exit(regs);
925
926 if (unlikely(test_thread_flag(TIF_SYSCALL_TRACEPOINT)))
927 trace_sys_exit(regs, regs->regs[2]);
928
929 if (test_thread_flag(TIF_SYSCALL_TRACE))
930 tracehook_report_syscall_exit(regs, 0);
931
932 user_enter();
933}