Loading...
1// SPDX-License-Identifier: GPL-2.0
2/dts-v1/;
3
4#include <dt-bindings/input/input.h>
5#include "tegra124.dtsi"
6
7/ {
8 model = "NVIDIA Tegra124 Venice2";
9 compatible = "nvidia,venice2", "nvidia,tegra124";
10
11 aliases {
12 rtc0 = "/i2c@7000d000/pmic@40";
13 rtc1 = "/rtc@7000e000";
14 serial0 = &uarta;
15 };
16
17 chosen {
18 stdout-path = "serial0:115200n8";
19 };
20
21 memory@80000000 {
22 reg = <0x0 0x80000000 0x0 0x80000000>;
23 };
24
25 host1x@50000000 {
26 hdmi@54280000 {
27 status = "okay";
28
29 vdd-supply = <&vdd_3v3_hdmi>;
30 pll-supply = <&vdd_hdmi_pll>;
31 hdmi-supply = <&vdd_5v0_hdmi>;
32
33 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
34 nvidia,hpd-gpio =
35 <&gpio TEGRA_GPIO(N, 7) GPIO_ACTIVE_HIGH>;
36 };
37
38 sor@54540000 {
39 status = "okay";
40
41 avdd-io-hdmi-dp-supply = <&vdd_1v05_run>;
42 vdd-hdmi-dp-pll-supply = <&vdd_3v3_run>;
43
44 nvidia,dpaux = <&dpaux>;
45 nvidia,panel = <&panel>;
46 };
47
48 dpaux@545c0000 {
49 vdd-supply = <&vdd_3v3_panel>;
50 status = "okay";
51
52 aux-bus {
53 panel: panel {
54 compatible = "lg,lp129qe";
55 power-supply = <&vdd_3v3_panel>;
56 backlight = <&backlight>;
57 };
58 };
59 };
60 };
61
62 gpu@57000000 {
63 /*
64 * Node left disabled on purpose - the bootloader will enable
65 * it after having set the VPR up
66 */
67 vdd-supply = <&vdd_gpu>;
68 };
69
70 pinmux: pinmux@70000868 {
71 pinctrl-names = "boot";
72 pinctrl-0 = <&pinmux_boot>;
73
74 pinmux_boot: pinmux {
75 dap_mclk1_pw4 {
76 nvidia,pins = "dap_mclk1_pw4";
77 nvidia,function = "extperiph1";
78 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
79 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
80 nvidia,tristate = <TEGRA_PIN_DISABLE>;
81 };
82 dap1_din_pn1 {
83 nvidia,pins = "dap1_din_pn1";
84 nvidia,function = "i2s0";
85 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
86 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
87 nvidia,tristate = <TEGRA_PIN_ENABLE>;
88 };
89 dap1_dout_pn2 {
90 nvidia,pins = "dap1_dout_pn2",
91 "dap1_fs_pn0",
92 "dap1_sclk_pn3";
93 nvidia,function = "i2s0";
94 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
95 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
96 nvidia,tristate = <TEGRA_PIN_ENABLE>;
97 };
98 dap2_din_pa4 {
99 nvidia,pins = "dap2_din_pa4";
100 nvidia,function = "i2s1";
101 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
102 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
103 nvidia,tristate = <TEGRA_PIN_DISABLE>;
104 };
105 dap2_dout_pa5 {
106 nvidia,pins = "dap2_dout_pa5",
107 "dap2_fs_pa2",
108 "dap2_sclk_pa3";
109 nvidia,function = "i2s1";
110 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
111 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
112 nvidia,tristate = <TEGRA_PIN_DISABLE>;
113 };
114 dvfs_pwm_px0 {
115 nvidia,pins = "dvfs_pwm_px0",
116 "dvfs_clk_px2";
117 nvidia,function = "cldvfs";
118 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
119 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
120 nvidia,tristate = <TEGRA_PIN_DISABLE>;
121 };
122 ulpi_clk_py0 {
123 nvidia,pins = "ulpi_clk_py0",
124 "ulpi_nxt_py2",
125 "ulpi_stp_py3";
126 nvidia,function = "spi1";
127 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
128 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
129 nvidia,tristate = <TEGRA_PIN_DISABLE>;
130 };
131 ulpi_dir_py1 {
132 nvidia,pins = "ulpi_dir_py1";
133 nvidia,function = "spi1";
134 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
135 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
136 nvidia,tristate = <TEGRA_PIN_DISABLE>;
137 };
138 cam_i2c_scl_pbb1 {
139 nvidia,pins = "cam_i2c_scl_pbb1",
140 "cam_i2c_sda_pbb2";
141 nvidia,function = "i2c3";
142 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
143 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
144 nvidia,tristate = <TEGRA_PIN_DISABLE>;
145 nvidia,lock = <TEGRA_PIN_DISABLE>;
146 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
147 };
148 gen2_i2c_scl_pt5 {
149 nvidia,pins = "gen2_i2c_scl_pt5",
150 "gen2_i2c_sda_pt6";
151 nvidia,function = "i2c2";
152 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
153 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
154 nvidia,tristate = <TEGRA_PIN_DISABLE>;
155 nvidia,lock = <TEGRA_PIN_DISABLE>;
156 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
157 };
158 pg4 {
159 nvidia,pins = "pg4",
160 "pg5",
161 "pg6",
162 "pi3";
163 nvidia,function = "spi4";
164 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
165 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
166 nvidia,tristate = <TEGRA_PIN_DISABLE>;
167 };
168 pg7 {
169 nvidia,pins = "pg7";
170 nvidia,function = "spi4";
171 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
172 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
173 nvidia,tristate = <TEGRA_PIN_DISABLE>;
174 };
175 ph1 {
176 nvidia,pins = "ph1";
177 nvidia,function = "pwm1";
178 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
179 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
180 nvidia,tristate = <TEGRA_PIN_DISABLE>;
181 };
182 pk0 {
183 nvidia,pins = "pk0",
184 "kb_row15_ps7",
185 "clk_32k_out_pa0";
186 nvidia,function = "soc";
187 nvidia,pull = <TEGRA_PIN_PULL_UP>;
188 nvidia,tristate = <TEGRA_PIN_DISABLE>;
189 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
190 };
191 sdmmc1_clk_pz0 {
192 nvidia,pins = "sdmmc1_clk_pz0";
193 nvidia,function = "sdmmc1";
194 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
195 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
196 nvidia,tristate = <TEGRA_PIN_DISABLE>;
197 };
198 sdmmc1_cmd_pz1 {
199 nvidia,pins = "sdmmc1_cmd_pz1",
200 "sdmmc1_dat0_py7",
201 "sdmmc1_dat1_py6",
202 "sdmmc1_dat2_py5",
203 "sdmmc1_dat3_py4";
204 nvidia,function = "sdmmc1";
205 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
206 nvidia,pull = <TEGRA_PIN_PULL_UP>;
207 nvidia,tristate = <TEGRA_PIN_DISABLE>;
208 };
209 sdmmc3_clk_pa6 {
210 nvidia,pins = "sdmmc3_clk_pa6";
211 nvidia,function = "sdmmc3";
212 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
213 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
214 nvidia,tristate = <TEGRA_PIN_DISABLE>;
215 };
216 sdmmc3_cmd_pa7 {
217 nvidia,pins = "sdmmc3_cmd_pa7",
218 "sdmmc3_dat0_pb7",
219 "sdmmc3_dat1_pb6",
220 "sdmmc3_dat2_pb5",
221 "sdmmc3_dat3_pb4",
222 "sdmmc3_clk_lb_out_pee4",
223 "sdmmc3_clk_lb_in_pee5";
224 nvidia,function = "sdmmc3";
225 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
226 nvidia,pull = <TEGRA_PIN_PULL_UP>;
227 nvidia,tristate = <TEGRA_PIN_DISABLE>;
228 };
229 sdmmc4_clk_pcc4 {
230 nvidia,pins = "sdmmc4_clk_pcc4";
231 nvidia,function = "sdmmc4";
232 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
233 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
234 nvidia,tristate = <TEGRA_PIN_DISABLE>;
235 };
236 sdmmc4_cmd_pt7 {
237 nvidia,pins = "sdmmc4_cmd_pt7",
238 "sdmmc4_dat0_paa0",
239 "sdmmc4_dat1_paa1",
240 "sdmmc4_dat2_paa2",
241 "sdmmc4_dat3_paa3",
242 "sdmmc4_dat4_paa4",
243 "sdmmc4_dat5_paa5",
244 "sdmmc4_dat6_paa6",
245 "sdmmc4_dat7_paa7";
246 nvidia,function = "sdmmc4";
247 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
248 nvidia,pull = <TEGRA_PIN_PULL_UP>;
249 nvidia,tristate = <TEGRA_PIN_DISABLE>;
250 };
251 pwr_i2c_scl_pz6 {
252 nvidia,pins = "pwr_i2c_scl_pz6",
253 "pwr_i2c_sda_pz7";
254 nvidia,function = "i2cpwr";
255 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
256 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
257 nvidia,tristate = <TEGRA_PIN_DISABLE>;
258 nvidia,lock = <TEGRA_PIN_DISABLE>;
259 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
260 };
261 jtag_rtck {
262 nvidia,pins = "jtag_rtck";
263 nvidia,function = "rtck";
264 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
265 nvidia,pull = <TEGRA_PIN_PULL_UP>;
266 nvidia,tristate = <TEGRA_PIN_DISABLE>;
267 };
268 clk_32k_in {
269 nvidia,pins = "clk_32k_in";
270 nvidia,function = "clk";
271 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
272 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
273 nvidia,tristate = <TEGRA_PIN_DISABLE>;
274 };
275 core_pwr_req {
276 nvidia,pins = "core_pwr_req";
277 nvidia,function = "pwron";
278 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
279 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
280 nvidia,tristate = <TEGRA_PIN_DISABLE>;
281 };
282 cpu_pwr_req {
283 nvidia,pins = "cpu_pwr_req";
284 nvidia,function = "cpu";
285 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
286 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
287 nvidia,tristate = <TEGRA_PIN_DISABLE>;
288 };
289 pwr_int_n {
290 nvidia,pins = "pwr_int_n";
291 nvidia,function = "pmi";
292 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
293 nvidia,pull = <TEGRA_PIN_PULL_UP>;
294 nvidia,tristate = <TEGRA_PIN_DISABLE>;
295 };
296 reset_out_n {
297 nvidia,pins = "reset_out_n";
298 nvidia,function = "reset_out_n";
299 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
300 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
301 nvidia,tristate = <TEGRA_PIN_DISABLE>;
302 };
303 clk3_out_pee0 {
304 nvidia,pins = "clk3_out_pee0";
305 nvidia,function = "extperiph3";
306 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
307 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
308 nvidia,tristate = <TEGRA_PIN_DISABLE>;
309 };
310 dap4_din_pp5 {
311 nvidia,pins = "dap4_din_pp5";
312 nvidia,function = "i2s3";
313 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
314 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
315 nvidia,tristate = <TEGRA_PIN_ENABLE>;
316 };
317 dap4_dout_pp6 {
318 nvidia,pins = "dap4_dout_pp6",
319 "dap4_fs_pp4",
320 "dap4_sclk_pp7";
321 nvidia,function = "i2s3";
322 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
323 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
324 nvidia,tristate = <TEGRA_PIN_ENABLE>;
325 };
326 gen1_i2c_sda_pc5 {
327 nvidia,pins = "gen1_i2c_sda_pc5",
328 "gen1_i2c_scl_pc4";
329 nvidia,function = "i2c1";
330 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
331 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
332 nvidia,tristate = <TEGRA_PIN_DISABLE>;
333 nvidia,lock = <TEGRA_PIN_DISABLE>;
334 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
335 };
336 uart2_cts_n_pj5 {
337 nvidia,pins = "uart2_cts_n_pj5";
338 nvidia,function = "uartb";
339 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
340 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
341 nvidia,tristate = <TEGRA_PIN_DISABLE>;
342 };
343 uart2_rts_n_pj6 {
344 nvidia,pins = "uart2_rts_n_pj6";
345 nvidia,function = "uartb";
346 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
347 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
348 nvidia,tristate = <TEGRA_PIN_DISABLE>;
349 };
350 uart2_rxd_pc3 {
351 nvidia,pins = "uart2_rxd_pc3";
352 nvidia,function = "irda";
353 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
354 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
355 nvidia,tristate = <TEGRA_PIN_DISABLE>;
356 };
357 uart2_txd_pc2 {
358 nvidia,pins = "uart2_txd_pc2";
359 nvidia,function = "irda";
360 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
361 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
362 nvidia,tristate = <TEGRA_PIN_DISABLE>;
363 };
364 uart3_cts_n_pa1 {
365 nvidia,pins = "uart3_cts_n_pa1",
366 "uart3_rxd_pw7";
367 nvidia,function = "uartc";
368 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
369 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
370 nvidia,tristate = <TEGRA_PIN_DISABLE>;
371 };
372 uart3_rts_n_pc0 {
373 nvidia,pins = "uart3_rts_n_pc0",
374 "uart3_txd_pw6";
375 nvidia,function = "uartc";
376 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
377 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
378 nvidia,tristate = <TEGRA_PIN_DISABLE>;
379 };
380 hdmi_cec_pee3 {
381 nvidia,pins = "hdmi_cec_pee3";
382 nvidia,function = "cec";
383 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
384 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
385 nvidia,tristate = <TEGRA_PIN_DISABLE>;
386 nvidia,lock = <TEGRA_PIN_DISABLE>;
387 nvidia,open-drain = <TEGRA_PIN_DISABLE>;
388 };
389 hdmi_int_pn7 {
390 nvidia,pins = "hdmi_int_pn7";
391 nvidia,function = "rsvd1";
392 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
393 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
394 nvidia,tristate = <TEGRA_PIN_DISABLE>;
395 };
396 ddc_scl_pv4 {
397 nvidia,pins = "ddc_scl_pv4",
398 "ddc_sda_pv5";
399 nvidia,function = "i2c4";
400 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
401 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
402 nvidia,tristate = <TEGRA_PIN_DISABLE>;
403 nvidia,lock = <TEGRA_PIN_DISABLE>;
404 nvidia,rcv-sel = <TEGRA_PIN_ENABLE>;
405 };
406 pj7 {
407 nvidia,pins = "pj7",
408 "pk7";
409 nvidia,function = "uartd";
410 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
411 nvidia,tristate = <TEGRA_PIN_DISABLE>;
412 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
413 };
414 pb0 {
415 nvidia,pins = "pb0",
416 "pb1";
417 nvidia,function = "uartd";
418 nvidia,pull = <TEGRA_PIN_PULL_UP>;
419 nvidia,tristate = <TEGRA_PIN_DISABLE>;
420 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
421 };
422 ph0 {
423 nvidia,pins = "ph0";
424 nvidia,function = "pwm0";
425 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
426 nvidia,tristate = <TEGRA_PIN_DISABLE>;
427 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
428 };
429 kb_row10_ps2 {
430 nvidia,pins = "kb_row10_ps2";
431 nvidia,function = "uarta";
432 nvidia,pull = <TEGRA_PIN_PULL_UP>;
433 nvidia,tristate = <TEGRA_PIN_DISABLE>;
434 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
435 };
436 kb_row9_ps1 {
437 nvidia,pins = "kb_row9_ps1";
438 nvidia,function = "uarta";
439 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
440 nvidia,tristate = <TEGRA_PIN_DISABLE>;
441 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
442 };
443 kb_row6_pr6 {
444 nvidia,pins = "kb_row6_pr6";
445 nvidia,function = "displaya_alt";
446 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
447 nvidia,tristate = <TEGRA_PIN_DISABLE>;
448 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
449 };
450 usb_vbus_en0_pn4 {
451 nvidia,pins = "usb_vbus_en0_pn4",
452 "usb_vbus_en1_pn5";
453 nvidia,function = "usb";
454 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
455 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
456 nvidia,tristate = <TEGRA_PIN_DISABLE>;
457 nvidia,lock = <TEGRA_PIN_DISABLE>;
458 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
459 };
460 drive_sdio1 {
461 nvidia,pins = "drive_sdio1";
462 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
463 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
464 nvidia,pull-down-strength = <32>;
465 nvidia,pull-up-strength = <42>;
466 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
467 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
468 };
469 drive_sdio3 {
470 nvidia,pins = "drive_sdio3";
471 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
472 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
473 nvidia,pull-down-strength = <20>;
474 nvidia,pull-up-strength = <36>;
475 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
476 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
477 };
478 drive_gma {
479 nvidia,pins = "drive_gma";
480 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
481 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
482 nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
483 nvidia,pull-down-strength = <1>;
484 nvidia,pull-up-strength = <2>;
485 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
486 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
487 nvidia,drive-type = <1>;
488 };
489 als_irq_l {
490 nvidia,pins = "gpio_x3_aud_px3";
491 nvidia,function = "gmi";
492 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
493 nvidia,tristate = <TEGRA_PIN_ENABLE>;
494 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
495 };
496 codec_irq_l {
497 nvidia,pins = "ph4";
498 nvidia,function = "gmi";
499 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
500 nvidia,tristate = <TEGRA_PIN_DISABLE>;
501 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
502 };
503 lcd_bl_en {
504 nvidia,pins = "ph2";
505 nvidia,function = "gmi";
506 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
507 nvidia,tristate = <TEGRA_PIN_DISABLE>;
508 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
509 };
510 touch_irq_l {
511 nvidia,pins = "gpio_w3_aud_pw3";
512 nvidia,function = "spi6";
513 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
514 nvidia,tristate = <TEGRA_PIN_ENABLE>;
515 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
516 };
517 tpm_davint_l {
518 nvidia,pins = "ph6";
519 nvidia,function = "gmi";
520 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
521 nvidia,tristate = <TEGRA_PIN_ENABLE>;
522 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
523 };
524 ts_irq_l {
525 nvidia,pins = "pk2";
526 nvidia,function = "gmi";
527 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
528 nvidia,tristate = <TEGRA_PIN_ENABLE>;
529 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
530 };
531 ts_reset_l {
532 nvidia,pins = "pk4";
533 nvidia,function = "gmi";
534 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
535 nvidia,tristate = <TEGRA_PIN_DISABLE>;
536 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
537 };
538 ts_shdn_l {
539 nvidia,pins = "pk1";
540 nvidia,function = "gmi";
541 nvidia,pull = <TEGRA_PIN_PULL_UP>;
542 nvidia,tristate = <TEGRA_PIN_DISABLE>;
543 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
544 };
545 ph7 {
546 nvidia,pins = "ph7";
547 nvidia,function = "gmi";
548 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
549 nvidia,tristate = <TEGRA_PIN_DISABLE>;
550 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
551 };
552 kb_col0_ap {
553 nvidia,pins = "kb_col0_pq0";
554 nvidia,function = "rsvd4";
555 nvidia,pull = <TEGRA_PIN_PULL_UP>;
556 nvidia,tristate = <TEGRA_PIN_DISABLE>;
557 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
558 };
559 lid_open {
560 nvidia,pins = "kb_row4_pr4";
561 nvidia,function = "rsvd3";
562 nvidia,pull = <TEGRA_PIN_PULL_UP>;
563 nvidia,tristate = <TEGRA_PIN_DISABLE>;
564 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
565 };
566 en_vdd_sd {
567 nvidia,pins = "kb_row0_pr0";
568 nvidia,function = "rsvd4";
569 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
570 nvidia,tristate = <TEGRA_PIN_DISABLE>;
571 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
572 };
573 ac_ok {
574 nvidia,pins = "pj0";
575 nvidia,function = "gmi";
576 nvidia,pull = <TEGRA_PIN_PULL_UP>;
577 nvidia,tristate = <TEGRA_PIN_ENABLE>;
578 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
579 };
580 sensor_irq_l {
581 nvidia,pins = "pi6";
582 nvidia,function = "gmi";
583 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
584 nvidia,tristate = <TEGRA_PIN_DISABLE>;
585 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
586 };
587 wifi_en {
588 nvidia,pins = "gpio_x7_aud_px7";
589 nvidia,function = "rsvd4";
590 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
591 nvidia,tristate = <TEGRA_PIN_DISABLE>;
592 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
593 };
594 wifi_rst_l {
595 nvidia,pins = "clk2_req_pcc5";
596 nvidia,function = "dap";
597 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
598 nvidia,tristate = <TEGRA_PIN_DISABLE>;
599 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
600 };
601 hp_det_l {
602 nvidia,pins = "ulpi_data1_po2";
603 nvidia,function = "spi3";
604 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
605 nvidia,tristate = <TEGRA_PIN_DISABLE>;
606 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
607 };
608 };
609 };
610
611 serial@70006000 {
612 status = "okay";
613 };
614
615 pwm@7000a000 {
616 status = "okay";
617 };
618
619 i2c@7000c000 {
620 status = "okay";
621 clock-frequency = <100000>;
622
623 acodec: audio-codec@10 {
624 compatible = "maxim,max98090";
625 reg = <0x10>;
626 interrupt-parent = <&gpio>;
627 interrupts = <TEGRA_GPIO(H, 4) IRQ_TYPE_EDGE_FALLING>;
628 };
629 };
630
631 i2c@7000c400 {
632 status = "okay";
633 clock-frequency = <100000>;
634
635 trackpad@4b {
636 compatible = "atmel,maxtouch";
637 reg = <0x4b>;
638 interrupt-parent = <&gpio>;
639 interrupts = <TEGRA_GPIO(W, 3) IRQ_TYPE_LEVEL_LOW>;
640 linux,gpio-keymap = <0 0 0 BTN_LEFT>;
641 };
642 };
643
644 i2c@7000c500 {
645 status = "okay";
646 clock-frequency = <100000>;
647 };
648
649 hdmi_ddc: i2c@7000c700 {
650 status = "okay";
651 clock-frequency = <100000>;
652 };
653
654 i2c@7000d000 {
655 status = "okay";
656 clock-frequency = <400000>;
657
658 pmic: pmic@40 {
659 compatible = "ams,as3722";
660 reg = <0x40>;
661 interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
662
663 ams,system-power-controller;
664
665 #interrupt-cells = <2>;
666 interrupt-controller;
667
668 gpio-controller;
669 #gpio-cells = <2>;
670
671 pinctrl-names = "default";
672 pinctrl-0 = <&as3722_default>;
673
674 as3722_default: pinmux {
675 gpio0 {
676 pins = "gpio0";
677 function = "gpio";
678 bias-pull-down;
679 };
680
681 gpio1_2_4_7 {
682 pins = "gpio1", "gpio2", "gpio4", "gpio7";
683 function = "gpio";
684 bias-pull-up;
685 };
686
687 gpio3_6 {
688 pins = "gpio3", "gpio6";
689 bias-high-impedance;
690 };
691
692 gpio5 {
693 pins = "gpio5";
694 function = "clk32k-out";
695 };
696 };
697
698 regulators {
699 vsup-sd2-supply = <&vdd_5v0_sys>;
700 vsup-sd3-supply = <&vdd_5v0_sys>;
701 vsup-sd4-supply = <&vdd_5v0_sys>;
702 vsup-sd5-supply = <&vdd_5v0_sys>;
703 vin-ldo0-supply = <&vdd_1v35_lp0>;
704 vin-ldo1-6-supply = <&vdd_3v3_run>;
705 vin-ldo2-5-7-supply = <&vddio_1v8>;
706 vin-ldo3-4-supply = <&vdd_3v3_sys>;
707 vin-ldo9-10-supply = <&vdd_5v0_sys>;
708 vin-ldo11-supply = <&vdd_3v3_run>;
709
710 sd0 {
711 regulator-name = "+VDD_CPU_AP";
712 regulator-min-microvolt = <700000>;
713 regulator-max-microvolt = <1400000>;
714 regulator-min-microamp = <3500000>;
715 regulator-max-microamp = <3500000>;
716 regulator-always-on;
717 regulator-boot-on;
718 ams,ext-control = <2>;
719 };
720
721 sd1 {
722 regulator-name = "+VDD_CORE";
723 regulator-min-microvolt = <700000>;
724 regulator-max-microvolt = <1350000>;
725 regulator-min-microamp = <2500000>;
726 regulator-max-microamp = <2500000>;
727 regulator-always-on;
728 regulator-boot-on;
729 ams,ext-control = <1>;
730 };
731
732 vdd_1v35_lp0: sd2 {
733 regulator-name = "+1.35V_LP0(sd2)";
734 regulator-min-microvolt = <1350000>;
735 regulator-max-microvolt = <1350000>;
736 regulator-always-on;
737 regulator-boot-on;
738 };
739
740 sd3 {
741 regulator-name = "+1.35V_LP0(sd3)";
742 regulator-min-microvolt = <1350000>;
743 regulator-max-microvolt = <1350000>;
744 regulator-always-on;
745 regulator-boot-on;
746 };
747
748 vdd_1v05_run: sd4 {
749 regulator-name = "+1.05V_RUN";
750 regulator-min-microvolt = <1050000>;
751 regulator-max-microvolt = <1050000>;
752 };
753
754 vddio_1v8: sd5 {
755 regulator-name = "+1.8V_VDDIO";
756 regulator-min-microvolt = <1800000>;
757 regulator-max-microvolt = <1800000>;
758 regulator-boot-on;
759 regulator-always-on;
760 };
761
762 vdd_gpu: sd6 {
763 regulator-name = "+VDD_GPU_AP";
764 regulator-min-microvolt = <650000>;
765 regulator-max-microvolt = <1200000>;
766 regulator-min-microamp = <3500000>;
767 regulator-max-microamp = <3500000>;
768 regulator-boot-on;
769 regulator-always-on;
770 };
771
772 avdd_1v05_run: ldo0 {
773 regulator-name = "+1.05V_RUN_AVDD";
774 regulator-min-microvolt = <1050000>;
775 regulator-max-microvolt = <1050000>;
776 regulator-boot-on;
777 regulator-always-on;
778 ams,ext-control = <1>;
779 };
780
781 ldo1 {
782 regulator-name = "+1.8V_RUN_CAM";
783 regulator-min-microvolt = <1800000>;
784 regulator-max-microvolt = <1800000>;
785 };
786
787 ldo2 {
788 regulator-name = "+1.2V_GEN_AVDD";
789 regulator-min-microvolt = <1200000>;
790 regulator-max-microvolt = <1200000>;
791 regulator-boot-on;
792 regulator-always-on;
793 };
794
795 ldo3 {
796 regulator-name = "+1.00V_LP0_VDD_RTC";
797 regulator-min-microvolt = <1000000>;
798 regulator-max-microvolt = <1000000>;
799 regulator-boot-on;
800 regulator-always-on;
801 ams,enable-tracking;
802 };
803
804 vdd_run_cam: ldo4 {
805 regulator-name = "+3.3V_RUN_CAM";
806 regulator-min-microvolt = <2800000>;
807 regulator-max-microvolt = <2800000>;
808 };
809
810 ldo5 {
811 regulator-name = "+1.2V_RUN_CAM_FRONT";
812 regulator-min-microvolt = <1200000>;
813 regulator-max-microvolt = <1200000>;
814 };
815
816 vddio_sdmmc3: ldo6 {
817 regulator-name = "+VDDIO_SDMMC3";
818 regulator-min-microvolt = <1800000>;
819 regulator-max-microvolt = <3300000>;
820 };
821
822 ldo7 {
823 regulator-name = "+1.05V_RUN_CAM_REAR";
824 regulator-min-microvolt = <1050000>;
825 regulator-max-microvolt = <1050000>;
826 };
827
828 ldo9 {
829 regulator-name = "+2.8V_RUN_TOUCH";
830 regulator-min-microvolt = <2800000>;
831 regulator-max-microvolt = <2800000>;
832 };
833
834 ldo10 {
835 regulator-name = "+2.8V_RUN_CAM_AF";
836 regulator-min-microvolt = <2800000>;
837 regulator-max-microvolt = <2800000>;
838 };
839
840 ldo11 {
841 regulator-name = "+1.8V_RUN_VPP_FUSE";
842 regulator-min-microvolt = <1800000>;
843 regulator-max-microvolt = <1800000>;
844 };
845 };
846 };
847 };
848
849 spi@7000d400 {
850 status = "okay";
851
852 cros_ec: cros-ec@0 {
853 compatible = "google,cros-ec-spi";
854 spi-max-frequency = <4000000>;
855 interrupt-parent = <&gpio>;
856 interrupts = <TEGRA_GPIO(C, 7) IRQ_TYPE_LEVEL_LOW>;
857 reg = <0>;
858
859 google,cros-ec-spi-msg-delay = <2000>;
860
861 i2c-tunnel {
862 compatible = "google,cros-ec-i2c-tunnel";
863 #address-cells = <1>;
864 #size-cells = <0>;
865
866 google,remote-bus = <0>;
867
868 charger: bq24735@9 {
869 compatible = "ti,bq24735";
870 reg = <0x9>;
871 interrupt-parent = <&gpio>;
872 interrupts = <TEGRA_GPIO(J, 0)
873 IRQ_TYPE_EDGE_BOTH>;
874 ti,ac-detect-gpios = <&gpio
875 TEGRA_GPIO(J, 0)
876 GPIO_ACTIVE_HIGH>;
877 };
878
879 battery: sbs-battery@b {
880 compatible = "sbs,sbs-battery";
881 reg = <0xb>;
882 sbs,i2c-retry-count = <2>;
883 sbs,poll-retry-count = <1>;
884 };
885 };
886 };
887 };
888
889 spi@7000da00 {
890 status = "okay";
891 spi-max-frequency = <25000000>;
892
893 flash@0 {
894 compatible = "winbond,w25q32dw", "jedec,spi-nor";
895 reg = <0>;
896 spi-max-frequency = <20000000>;
897 };
898 };
899
900 pmc@7000e400 {
901 nvidia,invert-interrupt;
902 nvidia,suspend-mode = <1>;
903 nvidia,cpu-pwr-good-time = <500>;
904 nvidia,cpu-pwr-off-time = <300>;
905 nvidia,core-pwr-good-time = <641 3845>;
906 nvidia,core-pwr-off-time = <61036>;
907 nvidia,core-power-req-active-high;
908 nvidia,sys-clock-req-active-high;
909 };
910
911 hda@70030000 {
912 status = "okay";
913 };
914
915 usb@70090000 {
916 phys = <&{/padctl@7009f000/pads/usb2/lanes/usb2-0}>, /* 1st USB A */
917 <&{/padctl@7009f000/pads/usb2/lanes/usb2-1}>, /* Internal USB */
918 <&{/padctl@7009f000/pads/usb2/lanes/usb2-2}>, /* 2nd USB A */
919 <&{/padctl@7009f000/pads/pcie/lanes/pcie-0}>, /* 1st USB A */
920 <&{/padctl@7009f000/pads/pcie/lanes/pcie-1}>; /* 2nd USB A */
921 phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1";
922
923 avddio-pex-supply = <&vdd_1v05_run>;
924 dvddio-pex-supply = <&vdd_1v05_run>;
925 avdd-usb-supply = <&vdd_3v3_lp0>;
926 avdd-pll-utmip-supply = <&vddio_1v8>;
927 avdd-pll-erefe-supply = <&avdd_1v05_run>;
928 avdd-usb-ss-pll-supply = <&vdd_1v05_run>;
929 hvdd-usb-ss-supply = <&vdd_3v3_lp0>;
930 hvdd-usb-ss-pll-e-supply = <&vdd_3v3_lp0>;
931
932 status = "okay";
933 };
934
935 padctl@7009f000 {
936 avdd-pll-utmip-supply = <&vddio_1v8>;
937 avdd-pll-erefe-supply = <&avdd_1v05_run>;
938 avdd-pex-pll-supply = <&vdd_1v05_run>;
939 hvdd-pex-pll-e-supply = <&vdd_3v3_lp0>;
940
941 pads {
942 usb2 {
943 status = "okay";
944
945 lanes {
946 usb2-0 {
947 nvidia,function = "xusb";
948 status = "okay";
949 };
950
951 usb2-1 {
952 nvidia,function = "xusb";
953 status = "okay";
954 };
955
956 usb2-2 {
957 nvidia,function = "xusb";
958 status = "okay";
959 };
960 };
961 };
962
963 pcie {
964 status = "okay";
965
966 lanes {
967 pcie-0 {
968 nvidia,function = "usb3-ss";
969 status = "okay";
970 };
971
972 pcie-1 {
973 nvidia,function = "usb3-ss";
974 status = "okay";
975 };
976 };
977 };
978 };
979
980 ports {
981 usb2-0 {
982 status = "okay";
983 mode = "otg";
984 usb-role-switch;
985 vbus-supply = <&vdd_usb1_vbus>;
986 };
987
988 usb2-1 {
989 status = "okay";
990 mode = "host";
991
992 vbus-supply = <&vdd_run_cam>;
993 };
994
995 usb2-2 {
996 status = "okay";
997 mode = "host";
998
999 vbus-supply = <&vdd_usb3_vbus>;
1000 };
1001
1002 usb3-0 {
1003 nvidia,usb2-companion = <0>;
1004 status = "okay";
1005 };
1006
1007 usb3-1 {
1008 nvidia,usb2-companion = <2>;
1009 status = "okay";
1010 };
1011 };
1012 };
1013
1014 mmc@700b0400 {
1015 cd-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
1016 power-gpios = <&gpio TEGRA_GPIO(R, 0) GPIO_ACTIVE_HIGH>;
1017 wp-gpios = <&gpio TEGRA_GPIO(Q, 4) GPIO_ACTIVE_LOW>;
1018 status = "okay";
1019 bus-width = <4>;
1020 vqmmc-supply = <&vddio_sdmmc3>;
1021 };
1022
1023 mmc@700b0600 {
1024 status = "okay";
1025 bus-width = <8>;
1026 non-removable;
1027 };
1028
1029 ahub@70300000 {
1030 i2s@70301100 {
1031 status = "okay";
1032 };
1033 };
1034
1035 usb@7d000000 {
1036 status = "okay";
1037 };
1038
1039 usb-phy@7d000000 {
1040 status = "okay";
1041 vbus-supply = <&vdd_usb1_vbus>;
1042 };
1043
1044 usb@7d004000 {
1045 status = "okay";
1046 };
1047
1048 usb-phy@7d004000 {
1049 status = "okay";
1050 vbus-supply = <&vdd_run_cam>;
1051 };
1052
1053 usb@7d008000 {
1054 status = "okay";
1055 };
1056
1057 usb-phy@7d008000 {
1058 status = "okay";
1059 vbus-supply = <&vdd_usb3_vbus>;
1060 };
1061
1062 backlight: backlight {
1063 compatible = "pwm-backlight";
1064
1065 enable-gpios = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
1066 power-supply = <&vdd_led>;
1067 pwms = <&pwm 1 1000000>;
1068
1069 brightness-levels = <0 4 8 16 32 64 128 255>;
1070 default-brightness-level = <6>;
1071 };
1072
1073 clk32k_in: clock-32k {
1074 compatible = "fixed-clock";
1075 clock-frequency = <32768>;
1076 #clock-cells = <0>;
1077 };
1078
1079 gpio-keys {
1080 compatible = "gpio-keys";
1081
1082 key-power {
1083 label = "Power";
1084 gpios = <&gpio TEGRA_GPIO(Q, 0) GPIO_ACTIVE_LOW>;
1085 linux,code = <KEY_POWER>;
1086 debounce-interval = <10>;
1087 wakeup-source;
1088 };
1089 };
1090
1091 vdd_mux: regulator-mux {
1092 compatible = "regulator-fixed";
1093 regulator-name = "+VDD_MUX";
1094 regulator-min-microvolt = <12000000>;
1095 regulator-max-microvolt = <12000000>;
1096 regulator-always-on;
1097 regulator-boot-on;
1098 };
1099
1100 vdd_5v0_sys: regulator-5v0sys {
1101 compatible = "regulator-fixed";
1102 regulator-name = "+5V_SYS";
1103 regulator-min-microvolt = <5000000>;
1104 regulator-max-microvolt = <5000000>;
1105 regulator-always-on;
1106 regulator-boot-on;
1107 vin-supply = <&vdd_mux>;
1108 };
1109
1110 vdd_3v3_sys: regulator-3v3sys {
1111 compatible = "regulator-fixed";
1112 regulator-name = "+3.3V_SYS";
1113 regulator-min-microvolt = <3300000>;
1114 regulator-max-microvolt = <3300000>;
1115 regulator-always-on;
1116 regulator-boot-on;
1117 vin-supply = <&vdd_mux>;
1118 };
1119
1120 vdd_3v3_run: regulator-3v3run {
1121 compatible = "regulator-fixed";
1122 regulator-name = "+3.3V_RUN";
1123 regulator-min-microvolt = <3300000>;
1124 regulator-max-microvolt = <3300000>;
1125 regulator-always-on;
1126 regulator-boot-on;
1127 gpio = <&pmic 1 GPIO_ACTIVE_HIGH>;
1128 enable-active-high;
1129 vin-supply = <&vdd_3v3_sys>;
1130 };
1131
1132 vdd_3v3_hdmi: regulator-hdmi {
1133 compatible = "regulator-fixed";
1134 regulator-name = "+3.3V_AVDD_HDMI_AP_GATED";
1135 regulator-min-microvolt = <3300000>;
1136 regulator-max-microvolt = <3300000>;
1137 vin-supply = <&vdd_3v3_run>;
1138 };
1139
1140 vdd_led: regulator-led {
1141 compatible = "regulator-fixed";
1142 regulator-name = "+VDD_LED";
1143 regulator-min-microvolt = <3300000>;
1144 regulator-max-microvolt = <3300000>;
1145 gpio = <&gpio TEGRA_GPIO(P, 2) GPIO_ACTIVE_HIGH>;
1146 enable-active-high;
1147 vin-supply = <&vdd_mux>;
1148 };
1149
1150 vdd_5v0_ts: regulator-ts {
1151 compatible = "regulator-fixed";
1152 regulator-name = "+5V_VDD_TS_SW";
1153 regulator-min-microvolt = <5000000>;
1154 regulator-max-microvolt = <5000000>;
1155 regulator-boot-on;
1156 gpio = <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_HIGH>;
1157 enable-active-high;
1158 vin-supply = <&vdd_5v0_sys>;
1159 };
1160
1161 vdd_usb1_vbus: regulator-usb1 {
1162 compatible = "regulator-fixed";
1163 regulator-name = "+5V_USB_HS";
1164 regulator-min-microvolt = <5000000>;
1165 regulator-max-microvolt = <5000000>;
1166 gpio = <&gpio TEGRA_GPIO(N, 4) GPIO_ACTIVE_HIGH>;
1167 enable-active-high;
1168 gpio-open-drain;
1169 vin-supply = <&vdd_5v0_sys>;
1170 };
1171
1172 vdd_usb3_vbus: regulator-usb3 {
1173 compatible = "regulator-fixed";
1174 regulator-name = "+5V_USB_SS";
1175 regulator-min-microvolt = <5000000>;
1176 regulator-max-microvolt = <5000000>;
1177 gpio = <&gpio TEGRA_GPIO(N, 5) GPIO_ACTIVE_HIGH>;
1178 enable-active-high;
1179 gpio-open-drain;
1180 vin-supply = <&vdd_5v0_sys>;
1181 };
1182
1183 vdd_3v3_panel: regulator-panel {
1184 compatible = "regulator-fixed";
1185 regulator-name = "+3.3V_PANEL";
1186 regulator-min-microvolt = <3300000>;
1187 regulator-max-microvolt = <3300000>;
1188 gpio = <&pmic 4 GPIO_ACTIVE_HIGH>;
1189 enable-active-high;
1190 vin-supply = <&vdd_3v3_run>;
1191 };
1192
1193 vdd_3v3_lp0: regulator-lp0 {
1194 compatible = "regulator-fixed";
1195 regulator-name = "+3.3V_LP0";
1196 regulator-min-microvolt = <3300000>;
1197 regulator-max-microvolt = <3300000>;
1198 /*
1199 * TODO: find a way to wire this up with the USB EHCI
1200 * controllers so that it can be enabled on demand.
1201 */
1202 regulator-always-on;
1203 gpio = <&pmic 2 GPIO_ACTIVE_HIGH>;
1204 enable-active-high;
1205 vin-supply = <&vdd_3v3_sys>;
1206 };
1207
1208 vdd_hdmi_pll: regulator-hdmipll {
1209 compatible = "regulator-fixed";
1210 regulator-name = "+1.05V_RUN_AVDD_HDMI_PLL";
1211 regulator-min-microvolt = <1050000>;
1212 regulator-max-microvolt = <1050000>;
1213 gpio = <&gpio TEGRA_GPIO(H, 7) GPIO_ACTIVE_LOW>;
1214 vin-supply = <&vdd_1v05_run>;
1215 };
1216
1217 vdd_5v0_hdmi: regulator-hdmicon {
1218 compatible = "regulator-fixed";
1219 regulator-name = "+5V_HDMI_CON";
1220 regulator-min-microvolt = <5000000>;
1221 regulator-max-microvolt = <5000000>;
1222 gpio = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
1223 enable-active-high;
1224 vin-supply = <&vdd_5v0_sys>;
1225 };
1226
1227 sound {
1228 compatible = "nvidia,tegra-audio-max98090-venice2",
1229 "nvidia,tegra-audio-max98090";
1230 nvidia,model = "NVIDIA Tegra Venice2";
1231
1232 nvidia,audio-routing =
1233 "Headphones", "HPR",
1234 "Headphones", "HPL",
1235 "Speakers", "SPKR",
1236 "Speakers", "SPKL",
1237 "Mic Jack", "MICBIAS",
1238 "IN34", "Mic Jack";
1239
1240 nvidia,i2s-controller = <&tegra_i2s1>;
1241 nvidia,audio-codec = <&acodec>;
1242
1243 clocks = <&tegra_car TEGRA124_CLK_PLL_A>,
1244 <&tegra_car TEGRA124_CLK_PLL_A_OUT0>,
1245 <&tegra_pmc TEGRA_PMC_CLK_OUT_1>;
1246 clock-names = "pll_a", "pll_a_out0", "mclk";
1247
1248 assigned-clocks = <&tegra_car TEGRA124_CLK_EXTERN1>,
1249 <&tegra_pmc TEGRA_PMC_CLK_OUT_1>;
1250
1251 assigned-clock-parents = <&tegra_car TEGRA124_CLK_PLL_A_OUT0>,
1252 <&tegra_car TEGRA124_CLK_EXTERN1>;
1253 };
1254};
1255
1256#include "cros-ec-keyboard.dtsi"
1/dts-v1/;
2
3#include <dt-bindings/input/input.h>
4#include "tegra124.dtsi"
5
6/ {
7 model = "NVIDIA Tegra124 Venice2";
8 compatible = "nvidia,venice2", "nvidia,tegra124";
9
10 aliases {
11 rtc0 = "/i2c@7000d000/pmic@40";
12 rtc1 = "/rtc@7000e000";
13 serial0 = &uarta;
14 };
15
16 chosen {
17 stdout-path = "serial0:115200n8";
18 };
19
20 memory {
21 reg = <0x0 0x80000000 0x0 0x80000000>;
22 };
23
24 host1x@50000000 {
25 hdmi@54280000 {
26 status = "okay";
27
28 vdd-supply = <&vdd_3v3_hdmi>;
29 pll-supply = <&vdd_hdmi_pll>;
30 hdmi-supply = <&vdd_5v0_hdmi>;
31
32 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
33 nvidia,hpd-gpio =
34 <&gpio TEGRA_GPIO(N, 7) GPIO_ACTIVE_HIGH>;
35 };
36
37 sor@54540000 {
38 status = "okay";
39
40 nvidia,dpaux = <&dpaux>;
41 nvidia,panel = <&panel>;
42 };
43
44 dpaux@545c0000 {
45 vdd-supply = <&vdd_3v3_panel>;
46 status = "okay";
47 };
48 };
49
50 gpu@0,57000000 {
51 /*
52 * Node left disabled on purpose - the bootloader will enable
53 * it after having set the VPR up
54 */
55 vdd-supply = <&vdd_gpu>;
56 };
57
58 pinmux: pinmux@70000868 {
59 pinctrl-names = "boot";
60 pinctrl-0 = <&pinmux_boot>;
61
62 pinmux_boot: common {
63 dap_mclk1_pw4 {
64 nvidia,pins = "dap_mclk1_pw4";
65 nvidia,function = "extperiph1";
66 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
67 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
68 nvidia,tristate = <TEGRA_PIN_DISABLE>;
69 };
70 dap1_din_pn1 {
71 nvidia,pins = "dap1_din_pn1";
72 nvidia,function = "i2s0";
73 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
74 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
75 nvidia,tristate = <TEGRA_PIN_ENABLE>;
76 };
77 dap1_dout_pn2 {
78 nvidia,pins = "dap1_dout_pn2",
79 "dap1_fs_pn0",
80 "dap1_sclk_pn3";
81 nvidia,function = "i2s0";
82 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
83 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
84 nvidia,tristate = <TEGRA_PIN_ENABLE>;
85 };
86 dap2_din_pa4 {
87 nvidia,pins = "dap2_din_pa4";
88 nvidia,function = "i2s1";
89 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
90 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
91 nvidia,tristate = <TEGRA_PIN_DISABLE>;
92 };
93 dap2_dout_pa5 {
94 nvidia,pins = "dap2_dout_pa5",
95 "dap2_fs_pa2",
96 "dap2_sclk_pa3";
97 nvidia,function = "i2s1";
98 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
99 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
100 nvidia,tristate = <TEGRA_PIN_DISABLE>;
101 };
102 dvfs_pwm_px0 {
103 nvidia,pins = "dvfs_pwm_px0",
104 "dvfs_clk_px2";
105 nvidia,function = "cldvfs";
106 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
107 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
108 nvidia,tristate = <TEGRA_PIN_DISABLE>;
109 };
110 ulpi_clk_py0 {
111 nvidia,pins = "ulpi_clk_py0",
112 "ulpi_nxt_py2",
113 "ulpi_stp_py3";
114 nvidia,function = "spi1";
115 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
116 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
117 nvidia,tristate = <TEGRA_PIN_DISABLE>;
118 };
119 ulpi_dir_py1 {
120 nvidia,pins = "ulpi_dir_py1";
121 nvidia,function = "spi1";
122 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
123 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
124 nvidia,tristate = <TEGRA_PIN_DISABLE>;
125 };
126 cam_i2c_scl_pbb1 {
127 nvidia,pins = "cam_i2c_scl_pbb1",
128 "cam_i2c_sda_pbb2";
129 nvidia,function = "i2c3";
130 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
131 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
132 nvidia,tristate = <TEGRA_PIN_DISABLE>;
133 nvidia,lock = <TEGRA_PIN_DISABLE>;
134 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
135 };
136 gen2_i2c_scl_pt5 {
137 nvidia,pins = "gen2_i2c_scl_pt5",
138 "gen2_i2c_sda_pt6";
139 nvidia,function = "i2c2";
140 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
141 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
142 nvidia,tristate = <TEGRA_PIN_DISABLE>;
143 nvidia,lock = <TEGRA_PIN_DISABLE>;
144 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
145 };
146 pg4 {
147 nvidia,pins = "pg4",
148 "pg5",
149 "pg6",
150 "pi3";
151 nvidia,function = "spi4";
152 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
153 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
154 nvidia,tristate = <TEGRA_PIN_DISABLE>;
155 };
156 pg7 {
157 nvidia,pins = "pg7";
158 nvidia,function = "spi4";
159 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
160 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
161 nvidia,tristate = <TEGRA_PIN_DISABLE>;
162 };
163 ph1 {
164 nvidia,pins = "ph1";
165 nvidia,function = "pwm1";
166 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
167 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
168 nvidia,tristate = <TEGRA_PIN_DISABLE>;
169 };
170 pk0 {
171 nvidia,pins = "pk0",
172 "kb_row15_ps7",
173 "clk_32k_out_pa0";
174 nvidia,function = "soc";
175 nvidia,pull = <TEGRA_PIN_PULL_UP>;
176 nvidia,tristate = <TEGRA_PIN_DISABLE>;
177 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
178 };
179 sdmmc1_clk_pz0 {
180 nvidia,pins = "sdmmc1_clk_pz0";
181 nvidia,function = "sdmmc1";
182 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
183 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
184 nvidia,tristate = <TEGRA_PIN_DISABLE>;
185 };
186 sdmmc1_cmd_pz1 {
187 nvidia,pins = "sdmmc1_cmd_pz1",
188 "sdmmc1_dat0_py7",
189 "sdmmc1_dat1_py6",
190 "sdmmc1_dat2_py5",
191 "sdmmc1_dat3_py4";
192 nvidia,function = "sdmmc1";
193 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
194 nvidia,pull = <TEGRA_PIN_PULL_UP>;
195 nvidia,tristate = <TEGRA_PIN_DISABLE>;
196 };
197 sdmmc3_clk_pa6 {
198 nvidia,pins = "sdmmc3_clk_pa6";
199 nvidia,function = "sdmmc3";
200 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
201 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
202 nvidia,tristate = <TEGRA_PIN_DISABLE>;
203 };
204 sdmmc3_cmd_pa7 {
205 nvidia,pins = "sdmmc3_cmd_pa7",
206 "sdmmc3_dat0_pb7",
207 "sdmmc3_dat1_pb6",
208 "sdmmc3_dat2_pb5",
209 "sdmmc3_dat3_pb4",
210 "sdmmc3_clk_lb_out_pee4",
211 "sdmmc3_clk_lb_in_pee5";
212 nvidia,function = "sdmmc3";
213 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
214 nvidia,pull = <TEGRA_PIN_PULL_UP>;
215 nvidia,tristate = <TEGRA_PIN_DISABLE>;
216 };
217 sdmmc4_clk_pcc4 {
218 nvidia,pins = "sdmmc4_clk_pcc4";
219 nvidia,function = "sdmmc4";
220 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
221 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
222 nvidia,tristate = <TEGRA_PIN_DISABLE>;
223 };
224 sdmmc4_cmd_pt7 {
225 nvidia,pins = "sdmmc4_cmd_pt7",
226 "sdmmc4_dat0_paa0",
227 "sdmmc4_dat1_paa1",
228 "sdmmc4_dat2_paa2",
229 "sdmmc4_dat3_paa3",
230 "sdmmc4_dat4_paa4",
231 "sdmmc4_dat5_paa5",
232 "sdmmc4_dat6_paa6",
233 "sdmmc4_dat7_paa7";
234 nvidia,function = "sdmmc4";
235 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
236 nvidia,pull = <TEGRA_PIN_PULL_UP>;
237 nvidia,tristate = <TEGRA_PIN_DISABLE>;
238 };
239 pwr_i2c_scl_pz6 {
240 nvidia,pins = "pwr_i2c_scl_pz6",
241 "pwr_i2c_sda_pz7";
242 nvidia,function = "i2cpwr";
243 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
244 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
245 nvidia,tristate = <TEGRA_PIN_DISABLE>;
246 nvidia,lock = <TEGRA_PIN_DISABLE>;
247 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
248 };
249 jtag_rtck {
250 nvidia,pins = "jtag_rtck";
251 nvidia,function = "rtck";
252 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
253 nvidia,pull = <TEGRA_PIN_PULL_UP>;
254 nvidia,tristate = <TEGRA_PIN_DISABLE>;
255 };
256 clk_32k_in {
257 nvidia,pins = "clk_32k_in";
258 nvidia,function = "clk";
259 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
260 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
261 nvidia,tristate = <TEGRA_PIN_DISABLE>;
262 };
263 core_pwr_req {
264 nvidia,pins = "core_pwr_req";
265 nvidia,function = "pwron";
266 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
267 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
268 nvidia,tristate = <TEGRA_PIN_DISABLE>;
269 };
270 cpu_pwr_req {
271 nvidia,pins = "cpu_pwr_req";
272 nvidia,function = "cpu";
273 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
274 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
275 nvidia,tristate = <TEGRA_PIN_DISABLE>;
276 };
277 pwr_int_n {
278 nvidia,pins = "pwr_int_n";
279 nvidia,function = "pmi";
280 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
281 nvidia,pull = <TEGRA_PIN_PULL_UP>;
282 nvidia,tristate = <TEGRA_PIN_DISABLE>;
283 };
284 reset_out_n {
285 nvidia,pins = "reset_out_n";
286 nvidia,function = "reset_out_n";
287 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
288 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
289 nvidia,tristate = <TEGRA_PIN_DISABLE>;
290 };
291 clk3_out_pee0 {
292 nvidia,pins = "clk3_out_pee0";
293 nvidia,function = "extperiph3";
294 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
295 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
296 nvidia,tristate = <TEGRA_PIN_DISABLE>;
297 };
298 dap4_din_pp5 {
299 nvidia,pins = "dap4_din_pp5";
300 nvidia,function = "i2s3";
301 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
302 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
303 nvidia,tristate = <TEGRA_PIN_ENABLE>;
304 };
305 dap4_dout_pp6 {
306 nvidia,pins = "dap4_dout_pp6",
307 "dap4_fs_pp4",
308 "dap4_sclk_pp7";
309 nvidia,function = "i2s3";
310 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
311 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
312 nvidia,tristate = <TEGRA_PIN_ENABLE>;
313 };
314 gen1_i2c_sda_pc5 {
315 nvidia,pins = "gen1_i2c_sda_pc5",
316 "gen1_i2c_scl_pc4";
317 nvidia,function = "i2c1";
318 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
319 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
320 nvidia,tristate = <TEGRA_PIN_DISABLE>;
321 nvidia,lock = <TEGRA_PIN_DISABLE>;
322 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
323 };
324 uart2_cts_n_pj5 {
325 nvidia,pins = "uart2_cts_n_pj5";
326 nvidia,function = "uartb";
327 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
328 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
329 nvidia,tristate = <TEGRA_PIN_DISABLE>;
330 };
331 uart2_rts_n_pj6 {
332 nvidia,pins = "uart2_rts_n_pj6";
333 nvidia,function = "uartb";
334 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
335 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
336 nvidia,tristate = <TEGRA_PIN_DISABLE>;
337 };
338 uart2_rxd_pc3 {
339 nvidia,pins = "uart2_rxd_pc3";
340 nvidia,function = "irda";
341 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
342 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
343 nvidia,tristate = <TEGRA_PIN_DISABLE>;
344 };
345 uart2_txd_pc2 {
346 nvidia,pins = "uart2_txd_pc2";
347 nvidia,function = "irda";
348 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
349 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
350 nvidia,tristate = <TEGRA_PIN_DISABLE>;
351 };
352 uart3_cts_n_pa1 {
353 nvidia,pins = "uart3_cts_n_pa1",
354 "uart3_rxd_pw7";
355 nvidia,function = "uartc";
356 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
357 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
358 nvidia,tristate = <TEGRA_PIN_DISABLE>;
359 };
360 uart3_rts_n_pc0 {
361 nvidia,pins = "uart3_rts_n_pc0",
362 "uart3_txd_pw6";
363 nvidia,function = "uartc";
364 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
365 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
366 nvidia,tristate = <TEGRA_PIN_DISABLE>;
367 };
368 hdmi_cec_pee3 {
369 nvidia,pins = "hdmi_cec_pee3";
370 nvidia,function = "cec";
371 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
372 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
373 nvidia,tristate = <TEGRA_PIN_DISABLE>;
374 nvidia,lock = <TEGRA_PIN_DISABLE>;
375 nvidia,open-drain = <TEGRA_PIN_DISABLE>;
376 };
377 hdmi_int_pn7 {
378 nvidia,pins = "hdmi_int_pn7";
379 nvidia,function = "rsvd1";
380 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
381 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
382 nvidia,tristate = <TEGRA_PIN_DISABLE>;
383 };
384 ddc_scl_pv4 {
385 nvidia,pins = "ddc_scl_pv4",
386 "ddc_sda_pv5";
387 nvidia,function = "i2c4";
388 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
389 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
390 nvidia,tristate = <TEGRA_PIN_DISABLE>;
391 nvidia,lock = <TEGRA_PIN_DISABLE>;
392 nvidia,rcv-sel = <TEGRA_PIN_ENABLE>;
393 };
394 pj7 {
395 nvidia,pins = "pj7",
396 "pk7";
397 nvidia,function = "uartd";
398 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
399 nvidia,tristate = <TEGRA_PIN_DISABLE>;
400 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
401 };
402 pb0 {
403 nvidia,pins = "pb0",
404 "pb1";
405 nvidia,function = "uartd";
406 nvidia,pull = <TEGRA_PIN_PULL_UP>;
407 nvidia,tristate = <TEGRA_PIN_DISABLE>;
408 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
409 };
410 ph0 {
411 nvidia,pins = "ph0";
412 nvidia,function = "pwm0";
413 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
414 nvidia,tristate = <TEGRA_PIN_DISABLE>;
415 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
416 };
417 kb_row10_ps2 {
418 nvidia,pins = "kb_row10_ps2";
419 nvidia,function = "uarta";
420 nvidia,pull = <TEGRA_PIN_PULL_UP>;
421 nvidia,tristate = <TEGRA_PIN_DISABLE>;
422 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
423 };
424 kb_row9_ps1 {
425 nvidia,pins = "kb_row9_ps1";
426 nvidia,function = "uarta";
427 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
428 nvidia,tristate = <TEGRA_PIN_DISABLE>;
429 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
430 };
431 kb_row6_pr6 {
432 nvidia,pins = "kb_row6_pr6";
433 nvidia,function = "displaya_alt";
434 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
435 nvidia,tristate = <TEGRA_PIN_DISABLE>;
436 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
437 };
438 usb_vbus_en0_pn4 {
439 nvidia,pins = "usb_vbus_en0_pn4",
440 "usb_vbus_en1_pn5";
441 nvidia,function = "usb";
442 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
443 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
444 nvidia,tristate = <TEGRA_PIN_DISABLE>;
445 nvidia,lock = <TEGRA_PIN_DISABLE>;
446 nvidia,open-drain = <TEGRA_PIN_ENABLE>;
447 };
448 drive_sdio1 {
449 nvidia,pins = "drive_sdio1";
450 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
451 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
452 nvidia,pull-down-strength = <32>;
453 nvidia,pull-up-strength = <42>;
454 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
455 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
456 };
457 drive_sdio3 {
458 nvidia,pins = "drive_sdio3";
459 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
460 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
461 nvidia,pull-down-strength = <20>;
462 nvidia,pull-up-strength = <36>;
463 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
464 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
465 };
466 drive_gma {
467 nvidia,pins = "drive_gma";
468 nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
469 nvidia,schmitt = <TEGRA_PIN_DISABLE>;
470 nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
471 nvidia,pull-down-strength = <1>;
472 nvidia,pull-up-strength = <2>;
473 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
474 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
475 nvidia,drive-type = <1>;
476 };
477 als_irq_l {
478 nvidia,pins = "gpio_x3_aud_px3";
479 nvidia,function = "gmi";
480 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
481 nvidia,tristate = <TEGRA_PIN_ENABLE>;
482 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
483 };
484 codec_irq_l {
485 nvidia,pins = "ph4";
486 nvidia,function = "gmi";
487 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
488 nvidia,tristate = <TEGRA_PIN_DISABLE>;
489 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
490 };
491 lcd_bl_en {
492 nvidia,pins = "ph2";
493 nvidia,function = "gmi";
494 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
495 nvidia,tristate = <TEGRA_PIN_DISABLE>;
496 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
497 };
498 touch_irq_l {
499 nvidia,pins = "gpio_w3_aud_pw3";
500 nvidia,function = "spi6";
501 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
502 nvidia,tristate = <TEGRA_PIN_ENABLE>;
503 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
504 };
505 tpm_davint_l {
506 nvidia,pins = "ph6";
507 nvidia,function = "gmi";
508 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
509 nvidia,tristate = <TEGRA_PIN_ENABLE>;
510 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
511 };
512 ts_irq_l {
513 nvidia,pins = "pk2";
514 nvidia,function = "gmi";
515 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
516 nvidia,tristate = <TEGRA_PIN_ENABLE>;
517 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
518 };
519 ts_reset_l {
520 nvidia,pins = "pk4";
521 nvidia,function = "gmi";
522 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
523 nvidia,tristate = <TEGRA_PIN_DISABLE>;
524 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
525 };
526 ts_shdn_l {
527 nvidia,pins = "pk1";
528 nvidia,function = "gmi";
529 nvidia,pull = <TEGRA_PIN_PULL_UP>;
530 nvidia,tristate = <TEGRA_PIN_DISABLE>;
531 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
532 };
533 ph7 {
534 nvidia,pins = "ph7";
535 nvidia,function = "gmi";
536 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
537 nvidia,tristate = <TEGRA_PIN_DISABLE>;
538 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
539 };
540 kb_col0_ap {
541 nvidia,pins = "kb_col0_pq0";
542 nvidia,function = "rsvd4";
543 nvidia,pull = <TEGRA_PIN_PULL_UP>;
544 nvidia,tristate = <TEGRA_PIN_DISABLE>;
545 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
546 };
547 lid_open {
548 nvidia,pins = "kb_row4_pr4";
549 nvidia,function = "rsvd3";
550 nvidia,pull = <TEGRA_PIN_PULL_UP>;
551 nvidia,tristate = <TEGRA_PIN_DISABLE>;
552 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
553 };
554 en_vdd_sd {
555 nvidia,pins = "kb_row0_pr0";
556 nvidia,function = "rsvd4";
557 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
558 nvidia,tristate = <TEGRA_PIN_DISABLE>;
559 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
560 };
561 ac_ok {
562 nvidia,pins = "pj0";
563 nvidia,function = "gmi";
564 nvidia,pull = <TEGRA_PIN_PULL_UP>;
565 nvidia,tristate = <TEGRA_PIN_ENABLE>;
566 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
567 };
568 sensor_irq_l {
569 nvidia,pins = "pi6";
570 nvidia,function = "gmi";
571 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
572 nvidia,tristate = <TEGRA_PIN_DISABLE>;
573 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
574 };
575 wifi_en {
576 nvidia,pins = "gpio_x7_aud_px7";
577 nvidia,function = "rsvd4";
578 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
579 nvidia,tristate = <TEGRA_PIN_DISABLE>;
580 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
581 };
582 wifi_rst_l {
583 nvidia,pins = "clk2_req_pcc5";
584 nvidia,function = "dap";
585 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
586 nvidia,tristate = <TEGRA_PIN_DISABLE>;
587 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
588 };
589 hp_det_l {
590 nvidia,pins = "ulpi_data1_po2";
591 nvidia,function = "spi3";
592 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
593 nvidia,tristate = <TEGRA_PIN_DISABLE>;
594 nvidia,enable-input = <TEGRA_PIN_ENABLE>;
595 };
596 };
597 };
598
599 serial@70006000 {
600 status = "okay";
601 };
602
603 pwm@7000a000 {
604 status = "okay";
605 };
606
607 i2c@7000c000 {
608 status = "okay";
609 clock-frequency = <100000>;
610
611 acodec: audio-codec@10 {
612 compatible = "maxim,max98090";
613 reg = <0x10>;
614 interrupt-parent = <&gpio>;
615 interrupts = <TEGRA_GPIO(H, 4) GPIO_ACTIVE_HIGH>;
616 };
617 };
618
619 i2c@7000c400 {
620 status = "okay";
621 clock-frequency = <100000>;
622
623 trackpad@4b {
624 compatible = "atmel,maxtouch";
625 reg = <0x4b>;
626 interrupt-parent = <&gpio>;
627 interrupts = <TEGRA_GPIO(W, 3) IRQ_TYPE_LEVEL_LOW>;
628 linux,gpio-keymap = <0 0 0 BTN_LEFT>;
629 };
630 };
631
632 i2c@7000c500 {
633 status = "okay";
634 clock-frequency = <100000>;
635 };
636
637 hdmi_ddc: i2c@7000c700 {
638 status = "okay";
639 clock-frequency = <100000>;
640 };
641
642 i2c@7000d000 {
643 status = "okay";
644 clock-frequency = <400000>;
645
646 pmic: pmic@40 {
647 compatible = "ams,as3722";
648 reg = <0x40>;
649 interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
650
651 ams,system-power-controller;
652
653 #interrupt-cells = <2>;
654 interrupt-controller;
655
656 gpio-controller;
657 #gpio-cells = <2>;
658
659 pinctrl-names = "default";
660 pinctrl-0 = <&as3722_default>;
661
662 as3722_default: pinmux {
663 gpio0 {
664 pins = "gpio0";
665 function = "gpio";
666 bias-pull-down;
667 };
668
669 gpio1_2_4_7 {
670 pins = "gpio1", "gpio2", "gpio4", "gpio7";
671 function = "gpio";
672 bias-pull-up;
673 };
674
675 gpio3_6 {
676 pins = "gpio3", "gpio6";
677 bias-high-impedance;
678 };
679
680 gpio5 {
681 pins = "gpio5";
682 function = "clk32k-out";
683 };
684 };
685
686 regulators {
687 vsup-sd2-supply = <&vdd_5v0_sys>;
688 vsup-sd3-supply = <&vdd_5v0_sys>;
689 vsup-sd4-supply = <&vdd_5v0_sys>;
690 vsup-sd5-supply = <&vdd_5v0_sys>;
691 vin-ldo0-supply = <&vdd_1v35_lp0>;
692 vin-ldo1-6-supply = <&vdd_3v3_run>;
693 vin-ldo2-5-7-supply = <&vddio_1v8>;
694 vin-ldo3-4-supply = <&vdd_3v3_sys>;
695 vin-ldo9-10-supply = <&vdd_5v0_sys>;
696 vin-ldo11-supply = <&vdd_3v3_run>;
697
698 sd0 {
699 regulator-name = "+VDD_CPU_AP";
700 regulator-min-microvolt = <700000>;
701 regulator-max-microvolt = <1400000>;
702 regulator-min-microamp = <3500000>;
703 regulator-max-microamp = <3500000>;
704 regulator-always-on;
705 regulator-boot-on;
706 ams,ext-control = <2>;
707 };
708
709 sd1 {
710 regulator-name = "+VDD_CORE";
711 regulator-min-microvolt = <700000>;
712 regulator-max-microvolt = <1350000>;
713 regulator-min-microamp = <2500000>;
714 regulator-max-microamp = <2500000>;
715 regulator-always-on;
716 regulator-boot-on;
717 ams,ext-control = <1>;
718 };
719
720 vdd_1v35_lp0: sd2 {
721 regulator-name = "+1.35V_LP0(sd2)";
722 regulator-min-microvolt = <1350000>;
723 regulator-max-microvolt = <1350000>;
724 regulator-always-on;
725 regulator-boot-on;
726 };
727
728 sd3 {
729 regulator-name = "+1.35V_LP0(sd3)";
730 regulator-min-microvolt = <1350000>;
731 regulator-max-microvolt = <1350000>;
732 regulator-always-on;
733 regulator-boot-on;
734 };
735
736 vdd_1v05_run: sd4 {
737 regulator-name = "+1.05V_RUN";
738 regulator-min-microvolt = <1050000>;
739 regulator-max-microvolt = <1050000>;
740 };
741
742 vddio_1v8: sd5 {
743 regulator-name = "+1.8V_VDDIO";
744 regulator-min-microvolt = <1800000>;
745 regulator-max-microvolt = <1800000>;
746 regulator-boot-on;
747 regulator-always-on;
748 };
749
750 vdd_gpu: sd6 {
751 regulator-name = "+VDD_GPU_AP";
752 regulator-min-microvolt = <650000>;
753 regulator-max-microvolt = <1200000>;
754 regulator-min-microamp = <3500000>;
755 regulator-max-microamp = <3500000>;
756 regulator-boot-on;
757 regulator-always-on;
758 };
759
760 avdd_1v05_run: ldo0 {
761 regulator-name = "+1.05V_RUN_AVDD";
762 regulator-min-microvolt = <1050000>;
763 regulator-max-microvolt = <1050000>;
764 regulator-boot-on;
765 regulator-always-on;
766 ams,ext-control = <1>;
767 };
768
769 ldo1 {
770 regulator-name = "+1.8V_RUN_CAM";
771 regulator-min-microvolt = <1800000>;
772 regulator-max-microvolt = <1800000>;
773 };
774
775 ldo2 {
776 regulator-name = "+1.2V_GEN_AVDD";
777 regulator-min-microvolt = <1200000>;
778 regulator-max-microvolt = <1200000>;
779 regulator-boot-on;
780 regulator-always-on;
781 };
782
783 ldo3 {
784 regulator-name = "+1.00V_LP0_VDD_RTC";
785 regulator-min-microvolt = <1000000>;
786 regulator-max-microvolt = <1000000>;
787 regulator-boot-on;
788 regulator-always-on;
789 ams,enable-tracking;
790 };
791
792 vdd_run_cam: ldo4 {
793 regulator-name = "+3.3V_RUN_CAM";
794 regulator-min-microvolt = <2800000>;
795 regulator-max-microvolt = <2800000>;
796 };
797
798 ldo5 {
799 regulator-name = "+1.2V_RUN_CAM_FRONT";
800 regulator-min-microvolt = <1200000>;
801 regulator-max-microvolt = <1200000>;
802 };
803
804 vddio_sdmmc3: ldo6 {
805 regulator-name = "+VDDIO_SDMMC3";
806 regulator-min-microvolt = <1800000>;
807 regulator-max-microvolt = <3300000>;
808 };
809
810 ldo7 {
811 regulator-name = "+1.05V_RUN_CAM_REAR";
812 regulator-min-microvolt = <1050000>;
813 regulator-max-microvolt = <1050000>;
814 };
815
816 ldo9 {
817 regulator-name = "+2.8V_RUN_TOUCH";
818 regulator-min-microvolt = <2800000>;
819 regulator-max-microvolt = <2800000>;
820 };
821
822 ldo10 {
823 regulator-name = "+2.8V_RUN_CAM_AF";
824 regulator-min-microvolt = <2800000>;
825 regulator-max-microvolt = <2800000>;
826 };
827
828 ldo11 {
829 regulator-name = "+1.8V_RUN_VPP_FUSE";
830 regulator-min-microvolt = <1800000>;
831 regulator-max-microvolt = <1800000>;
832 };
833 };
834 };
835 };
836
837 spi@7000d400 {
838 status = "okay";
839
840 cros_ec: cros-ec@0 {
841 compatible = "google,cros-ec-spi";
842 spi-max-frequency = <4000000>;
843 interrupt-parent = <&gpio>;
844 interrupts = <TEGRA_GPIO(C, 7) IRQ_TYPE_LEVEL_LOW>;
845 reg = <0>;
846
847 google,cros-ec-spi-msg-delay = <2000>;
848
849 i2c-tunnel {
850 compatible = "google,cros-ec-i2c-tunnel";
851 #address-cells = <1>;
852 #size-cells = <0>;
853
854 google,remote-bus = <0>;
855
856 charger: bq24735@9 {
857 compatible = "ti,bq24735";
858 reg = <0x9>;
859 interrupt-parent = <&gpio>;
860 interrupts = <TEGRA_GPIO(J, 0)
861 GPIO_ACTIVE_HIGH>;
862 ti,ac-detect-gpios = <&gpio
863 TEGRA_GPIO(J, 0)
864 GPIO_ACTIVE_HIGH>;
865 };
866
867 battery: sbs-battery@b {
868 compatible = "sbs,sbs-battery";
869 reg = <0xb>;
870 sbs,i2c-retry-count = <2>;
871 sbs,poll-retry-count = <1>;
872 };
873 };
874 };
875 };
876
877 spi@7000da00 {
878 status = "okay";
879 spi-max-frequency = <25000000>;
880 spi-flash@0 {
881 compatible = "winbond,w25q32dw";
882 reg = <0>;
883 spi-max-frequency = <20000000>;
884 };
885 };
886
887 pmc@7000e400 {
888 nvidia,invert-interrupt;
889 nvidia,suspend-mode = <1>;
890 nvidia,cpu-pwr-good-time = <500>;
891 nvidia,cpu-pwr-off-time = <300>;
892 nvidia,core-pwr-good-time = <641 3845>;
893 nvidia,core-pwr-off-time = <61036>;
894 nvidia,core-power-req-active-high;
895 nvidia,sys-clock-req-active-high;
896 };
897
898 hda@70030000 {
899 status = "okay";
900 };
901
902 usb@70090000 {
903 phys = <&{/padctl@7009f000/pads/usb2/lanes/usb2-0}>, /* 1st USB A */
904 <&{/padctl@7009f000/pads/usb2/lanes/usb2-1}>, /* Internal USB */
905 <&{/padctl@7009f000/pads/usb2/lanes/usb2-2}>, /* 2nd USB A */
906 <&{/padctl@7009f000/pads/pcie/lanes/pcie-0}>, /* 1st USB A */
907 <&{/padctl@7009f000/pads/pcie/lanes/pcie-1}>; /* 2nd USB A */
908 phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1";
909
910 avddio-pex-supply = <&vdd_1v05_run>;
911 dvddio-pex-supply = <&vdd_1v05_run>;
912 avdd-usb-supply = <&vdd_3v3_lp0>;
913 avdd-pll-utmip-supply = <&vddio_1v8>;
914 avdd-pll-erefe-supply = <&avdd_1v05_run>;
915 avdd-usb-ss-pll-supply = <&vdd_1v05_run>;
916 hvdd-usb-ss-supply = <&vdd_3v3_lp0>;
917 hvdd-usb-ss-pll-e-supply = <&vdd_3v3_lp0>;
918
919 status = "okay";
920 };
921
922 padctl@7009f000 {
923 pads {
924 usb2 {
925 status = "okay";
926
927 lanes {
928 usb2-0 {
929 nvidia,function = "xusb";
930 status = "okay";
931 };
932
933 usb2-1 {
934 nvidia,function = "xusb";
935 status = "okay";
936 };
937
938 usb2-2 {
939 nvidia,function = "xusb";
940 status = "okay";
941 };
942 };
943 };
944
945 pcie {
946 status = "okay";
947
948 lanes {
949 pcie-0 {
950 nvidia,function = "usb3-ss";
951 status = "okay";
952 };
953
954 pcie-1 {
955 nvidia,function = "usb3-ss";
956 status = "okay";
957 };
958
959 pcie-1 {
960 nvidia,function = "usb3-ss";
961 status = "okay";
962 };
963 };
964 };
965 };
966
967 ports {
968 usb2-0 {
969 status = "okay";
970 mode = "otg";
971
972 vbus-supply = <&vdd_usb1_vbus>;
973 };
974
975 usb2-1 {
976 status = "okay";
977 mode = "host";
978
979 vbus-supply = <&vdd_run_cam>;
980 };
981
982 usb2-2 {
983 status = "okay";
984 mode = "host";
985
986 vbus-supply = <&vdd_usb3_vbus>;
987 };
988
989 usb3-0 {
990 nvidia,usb2-companion = <0>;
991 status = "okay";
992 };
993
994 usb3-1 {
995 nvidia,usb2-companion = <2>;
996 status = "okay";
997 };
998 };
999 };
1000
1001 sdhci@700b0400 {
1002 cd-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
1003 power-gpios = <&gpio TEGRA_GPIO(R, 0) GPIO_ACTIVE_HIGH>;
1004 wp-gpios = <&gpio TEGRA_GPIO(Q, 4) GPIO_ACTIVE_LOW>;
1005 status = "okay";
1006 bus-width = <4>;
1007 vqmmc-supply = <&vddio_sdmmc3>;
1008 };
1009
1010 sdhci@700b0600 {
1011 status = "okay";
1012 bus-width = <8>;
1013 non-removable;
1014 };
1015
1016 ahub@70300000 {
1017 i2s@70301100 {
1018 status = "okay";
1019 };
1020 };
1021
1022 usb@7d000000 {
1023 status = "okay";
1024 };
1025
1026 usb-phy@7d000000 {
1027 status = "okay";
1028 vbus-supply = <&vdd_usb1_vbus>;
1029 };
1030
1031 usb@7d004000 {
1032 status = "okay";
1033 };
1034
1035 usb-phy@7d004000 {
1036 status = "okay";
1037 vbus-supply = <&vdd_run_cam>;
1038 };
1039
1040 usb@7d008000 {
1041 status = "okay";
1042 };
1043
1044 usb-phy@7d008000 {
1045 status = "okay";
1046 vbus-supply = <&vdd_usb3_vbus>;
1047 };
1048
1049 backlight: backlight {
1050 compatible = "pwm-backlight";
1051
1052 enable-gpios = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
1053 power-supply = <&vdd_led>;
1054 pwms = <&pwm 1 1000000>;
1055
1056 brightness-levels = <0 4 8 16 32 64 128 255>;
1057 default-brightness-level = <6>;
1058 };
1059
1060 clocks {
1061 compatible = "simple-bus";
1062 #address-cells = <1>;
1063 #size-cells = <0>;
1064
1065 clk32k_in: clock@0 {
1066 compatible = "fixed-clock";
1067 reg = <0>;
1068 #clock-cells = <0>;
1069 clock-frequency = <32768>;
1070 };
1071 };
1072
1073 gpio-keys {
1074 compatible = "gpio-keys";
1075
1076 power {
1077 label = "Power";
1078 gpios = <&gpio TEGRA_GPIO(Q, 0) GPIO_ACTIVE_LOW>;
1079 linux,code = <KEY_POWER>;
1080 debounce-interval = <10>;
1081 wakeup-source;
1082 };
1083 };
1084
1085 panel: panel {
1086 compatible = "lg,lp129qe", "simple-panel";
1087
1088 backlight = <&backlight>;
1089 ddc-i2c-bus = <&dpaux>;
1090 };
1091
1092 regulators {
1093 compatible = "simple-bus";
1094 #address-cells = <1>;
1095 #size-cells = <0>;
1096
1097 vdd_mux: regulator@0 {
1098 compatible = "regulator-fixed";
1099 reg = <0>;
1100 regulator-name = "+VDD_MUX";
1101 regulator-min-microvolt = <12000000>;
1102 regulator-max-microvolt = <12000000>;
1103 regulator-always-on;
1104 regulator-boot-on;
1105 };
1106
1107 vdd_5v0_sys: regulator@1 {
1108 compatible = "regulator-fixed";
1109 reg = <1>;
1110 regulator-name = "+5V_SYS";
1111 regulator-min-microvolt = <5000000>;
1112 regulator-max-microvolt = <5000000>;
1113 regulator-always-on;
1114 regulator-boot-on;
1115 vin-supply = <&vdd_mux>;
1116 };
1117
1118 vdd_3v3_sys: regulator@2 {
1119 compatible = "regulator-fixed";
1120 reg = <2>;
1121 regulator-name = "+3.3V_SYS";
1122 regulator-min-microvolt = <3300000>;
1123 regulator-max-microvolt = <3300000>;
1124 regulator-always-on;
1125 regulator-boot-on;
1126 vin-supply = <&vdd_mux>;
1127 };
1128
1129 vdd_3v3_run: regulator@3 {
1130 compatible = "regulator-fixed";
1131 reg = <3>;
1132 regulator-name = "+3.3V_RUN";
1133 regulator-min-microvolt = <3300000>;
1134 regulator-max-microvolt = <3300000>;
1135 regulator-always-on;
1136 regulator-boot-on;
1137 gpio = <&pmic 1 GPIO_ACTIVE_HIGH>;
1138 enable-active-high;
1139 vin-supply = <&vdd_3v3_sys>;
1140 };
1141
1142 vdd_3v3_hdmi: regulator@4 {
1143 compatible = "regulator-fixed";
1144 reg = <4>;
1145 regulator-name = "+3.3V_AVDD_HDMI_AP_GATED";
1146 regulator-min-microvolt = <3300000>;
1147 regulator-max-microvolt = <3300000>;
1148 vin-supply = <&vdd_3v3_run>;
1149 };
1150
1151 vdd_led: regulator@5 {
1152 compatible = "regulator-fixed";
1153 reg = <5>;
1154 regulator-name = "+VDD_LED";
1155 regulator-min-microvolt = <3300000>;
1156 regulator-max-microvolt = <3300000>;
1157 gpio = <&gpio TEGRA_GPIO(P, 2) GPIO_ACTIVE_HIGH>;
1158 enable-active-high;
1159 vin-supply = <&vdd_mux>;
1160 };
1161
1162 vdd_5v0_ts: regulator@6 {
1163 compatible = "regulator-fixed";
1164 reg = <6>;
1165 regulator-name = "+5V_VDD_TS_SW";
1166 regulator-min-microvolt = <5000000>;
1167 regulator-max-microvolt = <5000000>;
1168 regulator-boot-on;
1169 gpio = <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_HIGH>;
1170 enable-active-high;
1171 vin-supply = <&vdd_5v0_sys>;
1172 };
1173
1174 vdd_usb1_vbus: regulator@7 {
1175 compatible = "regulator-fixed";
1176 reg = <7>;
1177 regulator-name = "+5V_USB_HS";
1178 regulator-min-microvolt = <5000000>;
1179 regulator-max-microvolt = <5000000>;
1180 gpio = <&gpio TEGRA_GPIO(N, 4) GPIO_ACTIVE_HIGH>;
1181 enable-active-high;
1182 gpio-open-drain;
1183 vin-supply = <&vdd_5v0_sys>;
1184 };
1185
1186 vdd_usb3_vbus: regulator@8 {
1187 compatible = "regulator-fixed";
1188 reg = <8>;
1189 regulator-name = "+5V_USB_SS";
1190 regulator-min-microvolt = <5000000>;
1191 regulator-max-microvolt = <5000000>;
1192 gpio = <&gpio TEGRA_GPIO(N, 5) GPIO_ACTIVE_HIGH>;
1193 enable-active-high;
1194 gpio-open-drain;
1195 vin-supply = <&vdd_5v0_sys>;
1196 };
1197
1198 vdd_3v3_panel: regulator@9 {
1199 compatible = "regulator-fixed";
1200 reg = <9>;
1201 regulator-name = "+3.3V_PANEL";
1202 regulator-min-microvolt = <3300000>;
1203 regulator-max-microvolt = <3300000>;
1204 gpio = <&pmic 4 GPIO_ACTIVE_HIGH>;
1205 enable-active-high;
1206 vin-supply = <&vdd_3v3_run>;
1207 };
1208
1209 vdd_3v3_lp0: regulator@10 {
1210 compatible = "regulator-fixed";
1211 reg = <10>;
1212 regulator-name = "+3.3V_LP0";
1213 regulator-min-microvolt = <3300000>;
1214 regulator-max-microvolt = <3300000>;
1215 /*
1216 * TODO: find a way to wire this up with the USB EHCI
1217 * controllers so that it can be enabled on demand.
1218 */
1219 regulator-always-on;
1220 gpio = <&pmic 2 GPIO_ACTIVE_HIGH>;
1221 enable-active-high;
1222 vin-supply = <&vdd_3v3_sys>;
1223 };
1224
1225 vdd_hdmi_pll: regulator@11 {
1226 compatible = "regulator-fixed";
1227 reg = <11>;
1228 regulator-name = "+1.05V_RUN_AVDD_HDMI_PLL";
1229 regulator-min-microvolt = <1050000>;
1230 regulator-max-microvolt = <1050000>;
1231 gpio = <&gpio TEGRA_GPIO(H, 7) GPIO_ACTIVE_LOW>;
1232 vin-supply = <&vdd_1v05_run>;
1233 };
1234
1235 vdd_5v0_hdmi: regulator@12 {
1236 compatible = "regulator-fixed";
1237 reg = <12>;
1238 regulator-name = "+5V_HDMI_CON";
1239 regulator-min-microvolt = <5000000>;
1240 regulator-max-microvolt = <5000000>;
1241 gpio = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
1242 enable-active-high;
1243 vin-supply = <&vdd_5v0_sys>;
1244 };
1245 };
1246
1247 sound {
1248 compatible = "nvidia,tegra-audio-max98090-venice2",
1249 "nvidia,tegra-audio-max98090";
1250 nvidia,model = "NVIDIA Tegra Venice2";
1251
1252 nvidia,audio-routing =
1253 "Headphones", "HPR",
1254 "Headphones", "HPL",
1255 "Speakers", "SPKR",
1256 "Speakers", "SPKL",
1257 "Mic Jack", "MICBIAS",
1258 "IN34", "Mic Jack";
1259
1260 nvidia,i2s-controller = <&tegra_i2s1>;
1261 nvidia,audio-codec = <&acodec>;
1262
1263 clocks = <&tegra_car TEGRA124_CLK_PLL_A>,
1264 <&tegra_car TEGRA124_CLK_PLL_A_OUT0>,
1265 <&tegra_car TEGRA124_CLK_EXTERN1>;
1266 clock-names = "pll_a", "pll_a_out0", "mclk";
1267 };
1268};
1269
1270#include "cros-ec-keyboard.dtsi"