Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright 2014 Iain Paton <ipaton0@gmail.com>
4 */
5
6/dts-v1/;
7#include "imx6dl.dtsi"
8#include <dt-bindings/gpio/gpio.h>
9
10/ {
11 model = "RIoTboard i.MX6S";
12 compatible = "riot,imx6s-riotboard", "fsl,imx6dl";
13
14 memory@10000000 {
15 device_type = "memory";
16 reg = <0x10000000 0x40000000>;
17 };
18
19 chosen {
20 stdout-path = "serial1:115200n8";
21 };
22
23 leds {
24 compatible = "gpio-leds";
25 pinctrl-names = "default";
26 pinctrl-0 = <&pinctrl_led>;
27
28 led0: user1 {
29 label = "user1";
30 gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
31 default-state = "on";
32 linux,default-trigger = "heartbeat";
33 };
34
35 led1: user2 {
36 label = "user2";
37 gpios = <&gpio3 28 GPIO_ACTIVE_LOW>;
38 default-state = "off";
39 };
40 };
41
42 sound {
43 compatible = "fsl,imx-audio-sgtl5000";
44 model = "imx6-riotboard-sgtl5000";
45 ssi-controller = <&ssi1>;
46 audio-codec = <&codec>;
47 audio-routing =
48 "MIC_IN", "Mic Jack",
49 "Mic Jack", "Mic Bias",
50 "Headphone Jack", "HP_OUT";
51 mux-int-port = <1>;
52 mux-ext-port = <3>;
53 };
54
55 reg_2p5v: regulator-2p5v {
56 compatible = "regulator-fixed";
57 regulator-name = "2P5V";
58 regulator-min-microvolt = <2500000>;
59 regulator-max-microvolt = <2500000>;
60 };
61
62 reg_3p3v: regulator-3p3v {
63 compatible = "regulator-fixed";
64 regulator-name = "3P3V";
65 regulator-min-microvolt = <3300000>;
66 regulator-max-microvolt = <3300000>;
67 };
68
69 reg_usb_otg_vbus: regulator-usbotgvbus {
70 compatible = "regulator-fixed";
71 regulator-name = "usb_otg_vbus";
72 regulator-min-microvolt = <5000000>;
73 regulator-max-microvolt = <5000000>;
74 gpio = <&gpio3 22 GPIO_ACTIVE_LOW>;
75 };
76};
77
78&audmux {
79 pinctrl-names = "default";
80 pinctrl-0 = <&pinctrl_audmux>;
81 status = "okay";
82};
83
84&clks {
85 fsl,pmic-stby-poweroff;
86};
87
88&fec {
89 pinctrl-names = "default";
90 pinctrl-0 = <&pinctrl_enet>;
91 phy-mode = "rgmii-id";
92 phy-handle = <&rgmii_phy>;
93 /delete-property/ interrupts;
94 interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
95 <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
96 fsl,err006687-workaround-present;
97 status = "okay";
98
99 mdio {
100 #address-cells = <1>;
101 #size-cells = <0>;
102
103 /* Atheros AR8035 PHY */
104 rgmii_phy: ethernet-phy@4 {
105 reg = <4>;
106 interrupts-extended = <&gpio1 28 IRQ_TYPE_LEVEL_LOW>;
107 reset-gpios = <&gpio3 31 GPIO_ACTIVE_LOW>;
108 reset-assert-us = <10000>;
109 reset-deassert-us = <1000>;
110 qca,smarteee-tw-us-1g = <24>;
111 qca,clk-out-frequency = <125000000>;
112 };
113 };
114};
115
116&gpio1 {
117 gpio-line-names =
118 "", "", "SD2_WP", "", "SD2_CD", "I2C3_SCL",
119 "I2C3_SDA", "I2C4_SCL",
120 "I2C4_SDA", "", "", "", "", "", "", "",
121 "", "PWM3", "", "", "", "", "", "",
122 "", "", "", "", "", "", "", "";
123};
124
125&gpio3 {
126 gpio-line-names =
127 "", "", "", "", "", "", "", "",
128 "", "", "", "", "", "", "", "",
129 "", "", "", "", "", "", "USB_OTG_VBUS", "",
130 "UART3_TXD", "UART3_RXD", "", "", "EIM_D28", "", "", "";
131};
132
133&gpio4 {
134 gpio-line-names =
135 "", "", "", "", "", "", "UART4_TXD", "UART4_RXD",
136 "UART5_TXD", "UART5_RXD", "", "", "", "", "", "",
137 "GPIO4_16", "GPIO4_17", "GPIO4_18", "GPIO4_19", "",
138 "CSPI3_CLK", "CSPI3_MOSI", "CSPI3_MISO",
139 "CSPI3_CS0", "CSPI3_CS1", "GPIO4_26", "GPIO4_27",
140 "CSPI3_RDY", "PWM1", "PWM2", "GPIO4_31";
141};
142
143&gpio5 {
144 gpio-line-names =
145 "", "", "EIM_A25", "", "", "GPIO5_05", "GPIO5_06",
146 "GPIO5_07",
147 "GPIO5_08", "CSPI2_CS1", "CSPI2_MOSI", "CSPI2_MISO",
148 "CSPI2_CS0", "CSPI2_CLK", "", "",
149 "", "", "", "", "", "", "", "",
150 "", "", "", "", "", "", "", "";
151};
152
153&gpio7 {
154 gpio-line-names =
155 "SD3_CD", "SD3_WP", "", "", "", "", "", "",
156 "", "", "", "", "", "", "", "",
157 "", "", "", "", "", "", "", "",
158 "", "", "", "", "", "", "", "";
159};
160
161&hdmi {
162 ddc-i2c-bus = <&i2c2>;
163 status = "okay";
164};
165
166&i2c1 {
167 clock-frequency = <100000>;
168 pinctrl-names = "default";
169 pinctrl-0 = <&pinctrl_i2c1>;
170 status = "okay";
171
172 codec: sgtl5000@a {
173 compatible = "fsl,sgtl5000";
174 reg = <0x0a>;
175 clocks = <&clks IMX6QDL_CLK_CKO>;
176 VDDA-supply = <®_2p5v>;
177 VDDIO-supply = <®_3p3v>;
178 };
179
180 pmic: pf0100@8 {
181 compatible = "fsl,pfuze100";
182 reg = <0x08>;
183 interrupt-parent = <&gpio5>;
184 interrupts = <16 8>;
185 fsl,pmic-stby-poweroff;
186
187 regulators {
188 reg_vddcore: sw1ab { /* VDDARM_IN */
189 regulator-min-microvolt = <300000>;
190 regulator-max-microvolt = <1875000>;
191 regulator-always-on;
192 };
193
194 reg_vddsoc: sw1c { /* VDDSOC_IN */
195 regulator-min-microvolt = <300000>;
196 regulator-max-microvolt = <1875000>;
197 regulator-always-on;
198 };
199
200 reg_gen_3v3: sw2 { /* VDDHIGH_IN */
201 regulator-min-microvolt = <800000>;
202 regulator-max-microvolt = <3300000>;
203 regulator-always-on;
204 };
205
206 reg_ddr_1v5a: sw3a { /* NVCC_DRAM, NVCC_RGMII */
207 regulator-min-microvolt = <400000>;
208 regulator-max-microvolt = <1975000>;
209 regulator-always-on;
210 };
211
212 reg_ddr_1v5b: sw3b { /* NVCC_DRAM, NVCC_RGMII */
213 regulator-min-microvolt = <400000>;
214 regulator-max-microvolt = <1975000>;
215 regulator-always-on;
216 };
217
218 reg_ddr_vtt: sw4 { /* MIPI conn */
219 regulator-min-microvolt = <400000>;
220 regulator-max-microvolt = <1975000>;
221 regulator-always-on;
222 };
223
224 reg_5v_600mA: swbst { /* not used */
225 regulator-min-microvolt = <5000000>;
226 regulator-max-microvolt = <5150000>;
227 };
228
229 reg_snvs_3v: vsnvs { /* VDD_SNVS_IN */
230 regulator-min-microvolt = <1500000>;
231 regulator-max-microvolt = <3000000>;
232 regulator-always-on;
233 };
234
235 vref_reg: vrefddr { /* VREF_DDR */
236 regulator-boot-on;
237 regulator-always-on;
238 };
239
240 reg_vgen1_1v5: vgen1 { /* not used */
241 regulator-min-microvolt = <800000>;
242 regulator-max-microvolt = <1550000>;
243 };
244
245 reg_vgen2_1v2_eth: vgen2 { /* pcie ? */
246 regulator-min-microvolt = <800000>;
247 regulator-max-microvolt = <1550000>;
248 regulator-always-on;
249 };
250
251 reg_vgen3_2v8: vgen3 { /* not used */
252 regulator-min-microvolt = <1800000>;
253 regulator-max-microvolt = <3300000>;
254 };
255 reg_vgen4_1v8: vgen4 { /* NVCC_SD3 */
256 regulator-min-microvolt = <1800000>;
257 regulator-max-microvolt = <3300000>;
258 regulator-always-on;
259 };
260
261 reg_vgen5_2v5_sgtl: vgen5 { /* Pwr LED & 5V0_delayed enable */
262 regulator-min-microvolt = <1800000>;
263 regulator-max-microvolt = <3300000>;
264 regulator-always-on;
265 };
266
267 reg_vgen6_3v3: vgen6 { /* #V#_DELAYED enable, MIPI */
268 regulator-min-microvolt = <1800000>;
269 regulator-max-microvolt = <3300000>;
270 regulator-always-on;
271 };
272 };
273 };
274};
275
276&i2c2 {
277 clock-frequency = <100000>;
278 pinctrl-names = "default";
279 pinctrl-0 = <&pinctrl_i2c2>;
280 status = "okay";
281};
282
283&i2c4 {
284 clock-frequency = <100000>;
285 pinctrl-names = "default";
286 pinctrl-0 = <&pinctrl_i2c4>;
287 clocks = <&clks 116>;
288 status = "okay";
289};
290
291&pwm1 {
292 pinctrl-names = "default";
293 pinctrl-0 = <&pinctrl_pwm1>;
294 status = "okay";
295};
296
297&pwm2 {
298 pinctrl-names = "default";
299 pinctrl-0 = <&pinctrl_pwm2>;
300 status = "okay";
301};
302
303&pwm3 {
304 pinctrl-names = "default";
305 pinctrl-0 = <&pinctrl_pwm3>;
306 status = "okay";
307};
308
309&pwm4 {
310 pinctrl-names = "default";
311 pinctrl-0 = <&pinctrl_pwm4>;
312 status = "okay";
313};
314
315&ssi1 {
316 status = "okay";
317};
318
319&uart1 {
320 pinctrl-names = "default";
321 pinctrl-0 = <&pinctrl_uart1>;
322 status = "okay";
323};
324
325&uart2 {
326 pinctrl-names = "default";
327 pinctrl-0 = <&pinctrl_uart2>;
328 status = "okay";
329};
330
331&uart3 {
332 pinctrl-names = "default";
333 pinctrl-0 = <&pinctrl_uart3>;
334 status = "okay";
335};
336
337&uart4 {
338 pinctrl-names = "default";
339 pinctrl-0 = <&pinctrl_uart4>;
340 status = "okay";
341};
342
343&uart5 {
344 pinctrl-names = "default";
345 pinctrl-0 = <&pinctrl_uart5>;
346 status = "okay";
347};
348
349&usbh1 {
350 dr_mode = "host";
351 disable-over-current;
352 status = "okay";
353};
354
355&usbotg {
356 vbus-supply = <®_usb_otg_vbus>;
357 pinctrl-names = "default";
358 pinctrl-0 = <&pinctrl_usbotg>;
359 disable-over-current;
360 dr_mode = "otg";
361 status = "okay";
362};
363
364&usdhc2 {
365 pinctrl-names = "default";
366 pinctrl-0 = <&pinctrl_usdhc2>;
367 cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
368 wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
369 vmmc-supply = <®_3p3v>;
370 status = "okay";
371};
372
373&usdhc3 {
374 pinctrl-names = "default";
375 pinctrl-0 = <&pinctrl_usdhc3>;
376 cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
377 wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
378 vmmc-supply = <®_3p3v>;
379 status = "okay";
380};
381
382&usdhc4 {
383 pinctrl-names = "default";
384 pinctrl-0 = <&pinctrl_usdhc4>;
385 vmmc-supply = <®_3p3v>;
386 non-removable;
387 status = "okay";
388};
389
390&iomuxc {
391 pinctrl-names = "default";
392
393 imx6-riotboard {
394 pinctrl_audmux: audmuxgrp {
395 fsl,pins = <
396 MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
397 MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0
398 MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0
399 MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
400 MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0 /* CAM_MCLK */
401 >;
402 };
403
404 pinctrl_ecspi1: ecspi1grp {
405 fsl,pins = <
406 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
407 MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
408 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
409 MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 0x000b1 /* CS0 */
410 >;
411 };
412
413 pinctrl_ecspi2: ecspi2grp {
414 fsl,pins = <
415 MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 0x000b1 /* CS1 */
416 MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI 0x100b1
417 MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO 0x100b1
418 MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x000b1 /* CS0 */
419 MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK 0x100b1
420 >;
421 };
422
423 pinctrl_ecspi3: ecspi3grp {
424 fsl,pins = <
425 MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
426 MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
427 MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
428 MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x000b1 /* CS0 */
429 MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 0x000b1 /* CS1 */
430 >;
431 };
432
433 pinctrl_enet: enetgrp {
434 fsl,pins = <
435 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
436 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
437 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
438 MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
439 MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
440 MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
441 MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
442 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
443 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x0a0b1 /* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
444 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030 /* AR8035 pin strapping: IO voltage: pull up */
445 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x13030 /* AR8035 pin strapping: PHYADDR#0: pull down */
446 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x13030 /* AR8035 pin strapping: PHYADDR#1: pull down */
447 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030 /* AR8035 pin strapping: MODE#1: pull up */
448 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030 /* AR8035 pin strapping: MODE#3: pull up */
449 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x130b0 /* AR8035 pin strapping: MODE#0: pull down */
450 MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8 /* GPIO16 -> AR8035 25MHz */
451 MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x130b0 /* RGMII_nRST */
452 MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 0x180b0 /* AR8035 interrupt */
453 MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1
454 >;
455 };
456
457 pinctrl_i2c1: i2c1grp {
458 fsl,pins = <
459 MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
460 MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
461 >;
462 };
463
464 pinctrl_i2c2: i2c2grp {
465 fsl,pins = <
466 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
467 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
468 >;
469 };
470
471 pinctrl_i2c3: i2c3grp {
472 fsl,pins = <
473 MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
474 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
475 >;
476 };
477
478 pinctrl_i2c4: i2c4grp {
479 fsl,pins = <
480 MX6QDL_PAD_GPIO_7__I2C4_SCL 0x4001b8b1
481 MX6QDL_PAD_GPIO_8__I2C4_SDA 0x4001b8b1
482 >;
483 };
484
485 pinctrl_led: ledgrp {
486 fsl,pins = <
487 MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x1b0b1 /* user led0 */
488 MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x1b0b1 /* user led1 */
489 >;
490 };
491
492 pinctrl_pwm1: pwm1grp {
493 fsl,pins = <
494 MX6QDL_PAD_DISP0_DAT8__PWM1_OUT 0x1b0b1
495 >;
496 };
497
498 pinctrl_pwm2: pwm2grp {
499 fsl,pins = <
500 MX6QDL_PAD_DISP0_DAT9__PWM2_OUT 0x1b0b1
501 >;
502 };
503
504 pinctrl_pwm3: pwm3grp {
505 fsl,pins = <
506 MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
507 >;
508 };
509
510 pinctrl_pwm4: pwm4grp {
511 fsl,pins = <
512 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
513 >;
514 };
515
516 pinctrl_uart1: uart1grp {
517 fsl,pins = <
518 MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
519 MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
520 >;
521 };
522
523 pinctrl_uart2: uart2grp {
524 fsl,pins = <
525 MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
526 MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
527 >;
528 };
529
530 pinctrl_uart3: uart3grp {
531 fsl,pins = <
532 MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
533 MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
534 >;
535 };
536
537 pinctrl_uart4: uart4grp {
538 fsl,pins = <
539 MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
540 MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
541 >;
542 };
543
544 pinctrl_uart5: uart5grp {
545 fsl,pins = <
546 MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
547 MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
548 >;
549 };
550
551 pinctrl_usbotg: usbotggrp {
552 fsl,pins = <
553 MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
554 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x000b0 /* MX6QDL_PAD_EIM_D22__USB_OTG_PWR */
555 MX6QDL_PAD_EIM_D21__USB_OTG_OC 0x1b0b0
556 >;
557 };
558
559 pinctrl_usdhc2: usdhc2grp {
560 fsl,pins = <
561 MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
562 MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10059
563 MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
564 MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
565 MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
566 MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
567 MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x1b0b0 /* SD2 CD */
568 MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1f0b0 /* SD2 WP */
569 >;
570 };
571
572 pinctrl_usdhc3: usdhc3grp {
573 fsl,pins = <
574 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
575 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
576 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
577 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
578 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
579 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
580 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* SD3 CD */
581 MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1f0b0 /* SD3 WP */
582 >;
583 };
584
585 pinctrl_usdhc4: usdhc4grp {
586 fsl,pins = <
587 MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
588 MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
589 MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
590 MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
591 MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
592 MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
593 MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x17059 /* SD4 RST (eMMC) */
594 >;
595 };
596 };
597};
1/*
2 * Copyright 2014 Iain Paton <ipaton0@gmail.com>
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 as
6 * published by the Free Software Foundation.
7 *
8 */
9
10/dts-v1/;
11#include "imx6dl.dtsi"
12#include <dt-bindings/gpio/gpio.h>
13
14/ {
15 model = "RIoTboard i.MX6S";
16 compatible = "riot,imx6s-riotboard", "fsl,imx6dl";
17
18 memory {
19 reg = <0x10000000 0x40000000>;
20 };
21
22 regulators {
23 compatible = "simple-bus";
24 #address-cells = <1>;
25 #size-cells = <0>;
26
27 reg_2p5v: regulator@0 {
28 compatible = "regulator-fixed";
29 reg = <0>;
30 regulator-name = "2P5V";
31 regulator-min-microvolt = <2500000>;
32 regulator-max-microvolt = <2500000>;
33 };
34
35 reg_3p3v: regulator@1 {
36 compatible = "regulator-fixed";
37 reg = <1>;
38 regulator-name = "3P3V";
39 regulator-min-microvolt = <3300000>;
40 regulator-max-microvolt = <3300000>;
41 };
42
43 reg_usb_otg_vbus: regulator@2 {
44 compatible = "regulator-fixed";
45 reg = <2>;
46 regulator-name = "usb_otg_vbus";
47 regulator-min-microvolt = <5000000>;
48 regulator-max-microvolt = <5000000>;
49 gpio = <&gpio3 22 0>;
50 enable-active-high;
51 };
52 };
53
54 leds {
55 compatible = "gpio-leds";
56 pinctrl-names = "default";
57 pinctrl-0 = <&pinctrl_led>;
58
59 led0: user1 {
60 label = "user1";
61 gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
62 default-state = "on";
63 linux,default-trigger = "heartbeat";
64 };
65
66 led1: user2 {
67 label = "user2";
68 gpios = <&gpio3 28 GPIO_ACTIVE_LOW>;
69 default-state = "off";
70 };
71 };
72
73 sound {
74 compatible = "fsl,imx-audio-sgtl5000";
75 model = "imx6-riotboard-sgtl5000";
76 ssi-controller = <&ssi1>;
77 audio-codec = <&codec>;
78 audio-routing =
79 "MIC_IN", "Mic Jack",
80 "Mic Jack", "Mic Bias",
81 "Headphone Jack", "HP_OUT";
82 mux-int-port = <1>;
83 mux-ext-port = <3>;
84 };
85};
86
87&audmux {
88 pinctrl-names = "default";
89 pinctrl-0 = <&pinctrl_audmux>;
90 status = "okay";
91};
92
93&fec {
94 pinctrl-names = "default";
95 pinctrl-0 = <&pinctrl_enet>;
96 phy-mode = "rgmii";
97 phy-reset-gpios = <&gpio3 31 0>;
98 interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
99 <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
100 fsl,err006687-workaround-present;
101 status = "okay";
102};
103
104&hdmi {
105 ddc-i2c-bus = <&i2c2>;
106 status = "okay";
107};
108
109&i2c1 {
110 clock-frequency = <100000>;
111 pinctrl-names = "default";
112 pinctrl-0 = <&pinctrl_i2c1>;
113 status = "okay";
114
115 codec: sgtl5000@0a {
116 compatible = "fsl,sgtl5000";
117 reg = <0x0a>;
118 clocks = <&clks IMX6QDL_CLK_CKO>;
119 VDDA-supply = <®_2p5v>;
120 VDDIO-supply = <®_3p3v>;
121 };
122
123 pmic: pf0100@08 {
124 compatible = "fsl,pfuze100";
125 reg = <0x08>;
126 interrupt-parent = <&gpio5>;
127 interrupts = <16 8>;
128
129 regulators {
130 reg_vddcore: sw1ab { /* VDDARM_IN */
131 regulator-min-microvolt = <300000>;
132 regulator-max-microvolt = <1875000>;
133 regulator-always-on;
134 };
135
136 reg_vddsoc: sw1c { /* VDDSOC_IN */
137 regulator-min-microvolt = <300000>;
138 regulator-max-microvolt = <1875000>;
139 regulator-always-on;
140 };
141
142 reg_gen_3v3: sw2 { /* VDDHIGH_IN */
143 regulator-min-microvolt = <800000>;
144 regulator-max-microvolt = <3300000>;
145 regulator-always-on;
146 };
147
148 reg_ddr_1v5a: sw3a { /* NVCC_DRAM, NVCC_RGMII */
149 regulator-min-microvolt = <400000>;
150 regulator-max-microvolt = <1975000>;
151 regulator-always-on;
152 };
153
154 reg_ddr_1v5b: sw3b { /* NVCC_DRAM, NVCC_RGMII */
155 regulator-min-microvolt = <400000>;
156 regulator-max-microvolt = <1975000>;
157 regulator-always-on;
158 };
159
160 reg_ddr_vtt: sw4 { /* MIPI conn */
161 regulator-min-microvolt = <400000>;
162 regulator-max-microvolt = <1975000>;
163 regulator-always-on;
164 };
165
166 reg_5v_600mA: swbst { /* not used */
167 regulator-min-microvolt = <5000000>;
168 regulator-max-microvolt = <5150000>;
169 };
170
171 reg_snvs_3v: vsnvs { /* VDD_SNVS_IN */
172 regulator-min-microvolt = <1500000>;
173 regulator-max-microvolt = <3000000>;
174 regulator-always-on;
175 };
176
177 vref_reg: vrefddr { /* VREF_DDR */
178 regulator-boot-on;
179 regulator-always-on;
180 };
181
182 reg_vgen1_1v5: vgen1 { /* not used */
183 regulator-min-microvolt = <800000>;
184 regulator-max-microvolt = <1550000>;
185 };
186
187 reg_vgen2_1v2_eth: vgen2 { /* pcie ? */
188 regulator-min-microvolt = <800000>;
189 regulator-max-microvolt = <1550000>;
190 regulator-always-on;
191 };
192
193 reg_vgen3_2v8: vgen3 { /* not used */
194 regulator-min-microvolt = <1800000>;
195 regulator-max-microvolt = <3300000>;
196 };
197 reg_vgen4_1v8: vgen4 { /* NVCC_SD3 */
198 regulator-min-microvolt = <1800000>;
199 regulator-max-microvolt = <3300000>;
200 regulator-always-on;
201 };
202
203 reg_vgen5_2v5_sgtl: vgen5 { /* Pwr LED & 5V0_delayed enable */
204 regulator-min-microvolt = <1800000>;
205 regulator-max-microvolt = <3300000>;
206 regulator-always-on;
207 };
208
209 reg_vgen6_3v3: vgen6 { /* #V#_DELAYED enable, MIPI */
210 regulator-min-microvolt = <1800000>;
211 regulator-max-microvolt = <3300000>;
212 regulator-always-on;
213 };
214 };
215 };
216};
217
218&i2c2 {
219 clock-frequency = <100000>;
220 pinctrl-names = "default";
221 pinctrl-0 = <&pinctrl_i2c2>;
222 status = "okay";
223};
224
225&i2c4 {
226 clock-frequency = <100000>;
227 pinctrl-names = "default";
228 pinctrl-0 = <&pinctrl_i2c4>;
229 clocks = <&clks 116>;
230 status = "okay";
231};
232
233&pwm1 {
234 pinctrl-names = "default";
235 pinctrl-0 = <&pinctrl_pwm1>;
236 status = "okay";
237};
238
239&pwm2 {
240 pinctrl-names = "default";
241 pinctrl-0 = <&pinctrl_pwm2>;
242 status = "okay";
243};
244
245&pwm3 {
246 pinctrl-names = "default";
247 pinctrl-0 = <&pinctrl_pwm3>;
248 status = "okay";
249};
250
251&pwm4 {
252 pinctrl-names = "default";
253 pinctrl-0 = <&pinctrl_pwm4>;
254 status = "okay";
255};
256
257&ssi1 {
258 status = "okay";
259};
260
261&uart1 {
262 pinctrl-names = "default";
263 pinctrl-0 = <&pinctrl_uart1>;
264 status = "okay";
265};
266
267&uart2 {
268 pinctrl-names = "default";
269 pinctrl-0 = <&pinctrl_uart2>;
270 status = "okay";
271};
272
273&uart3 {
274 pinctrl-names = "default";
275 pinctrl-0 = <&pinctrl_uart3>;
276 status = "okay";
277};
278
279&uart4 {
280 pinctrl-names = "default";
281 pinctrl-0 = <&pinctrl_uart4>;
282 status = "okay";
283};
284
285&uart5 {
286 pinctrl-names = "default";
287 pinctrl-0 = <&pinctrl_uart5>;
288 status = "okay";
289};
290
291&usbh1 {
292 dr_mode = "host";
293 disable-over-current;
294 status = "okay";
295};
296
297&usbotg {
298 vbus-supply = <®_usb_otg_vbus>;
299 pinctrl-names = "default";
300 pinctrl-0 = <&pinctrl_usbotg>;
301 disable-over-current;
302 dr_mode = "otg";
303 status = "okay";
304};
305
306&usdhc2 {
307 pinctrl-names = "default";
308 pinctrl-0 = <&pinctrl_usdhc2>;
309 cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
310 wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
311 vmmc-supply = <®_3p3v>;
312 status = "okay";
313};
314
315&usdhc3 {
316 pinctrl-names = "default";
317 pinctrl-0 = <&pinctrl_usdhc3>;
318 cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
319 wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
320 vmmc-supply = <®_3p3v>;
321 status = "okay";
322};
323
324&usdhc4 {
325 pinctrl-names = "default";
326 pinctrl-0 = <&pinctrl_usdhc4>;
327 vmmc-supply = <®_3p3v>;
328 non-removable;
329 status = "okay";
330};
331
332&iomuxc {
333 pinctrl-names = "default";
334
335 imx6-riotboard {
336 pinctrl_audmux: audmuxgrp {
337 fsl,pins = <
338 MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x130b0
339 MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0
340 MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x110b0
341 MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
342 MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0 /* CAM_MCLK */
343 >;
344 };
345
346 pinctrl_ecspi1: ecspi1grp {
347 fsl,pins = <
348 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
349 MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
350 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
351 MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 0x000b1 /* CS0 */
352 >;
353 };
354
355 pinctrl_ecspi2: ecspi2grp {
356 fsl,pins = <
357 MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 0x000b1 /* CS1 */
358 MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI 0x100b1
359 MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO 0x100b1
360 MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x000b1 /* CS0 */
361 MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK 0x100b1
362 >;
363 };
364
365 pinctrl_ecspi3: ecspi3grp {
366 fsl,pins = <
367 MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
368 MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
369 MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
370 MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x000b1 /* CS0 */
371 MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 0x000b1 /* CS1 */
372 >;
373 };
374
375 pinctrl_enet: enetgrp {
376 fsl,pins = <
377 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
378 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
379 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
380 MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
381 MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
382 MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
383 MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
384 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
385 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x0a0b1 /* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
386 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030 /* AR8035 pin strapping: IO voltage: pull up */
387 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x13030 /* AR8035 pin strapping: PHYADDR#0: pull down */
388 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x13030 /* AR8035 pin strapping: PHYADDR#1: pull down */
389 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030 /* AR8035 pin strapping: MODE#1: pull up */
390 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030 /* AR8035 pin strapping: MODE#3: pull up */
391 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x130b0 /* AR8035 pin strapping: MODE#0: pull down */
392 MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8 /* GPIO16 -> AR8035 25MHz */
393 MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x130b0 /* RGMII_nRST */
394 MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 0x180b0 /* AR8035 interrupt */
395 MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1
396 >;
397 };
398
399 pinctrl_i2c1: i2c1grp {
400 fsl,pins = <
401 MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
402 MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
403 >;
404 };
405
406 pinctrl_i2c2: i2c2grp {
407 fsl,pins = <
408 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
409 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
410 >;
411 };
412
413 pinctrl_i2c3: i2c3grp {
414 fsl,pins = <
415 MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
416 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
417 >;
418 };
419
420 pinctrl_i2c4: i2c4grp {
421 fsl,pins = <
422 MX6QDL_PAD_GPIO_7__I2C4_SCL 0x4001b8b1
423 MX6QDL_PAD_GPIO_8__I2C4_SDA 0x4001b8b1
424 >;
425 };
426
427 pinctrl_led: ledgrp {
428 fsl,pins = <
429 MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x1b0b1 /* user led0 */
430 MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x1b0b1 /* user led1 */
431 >;
432 };
433
434 pinctrl_pwm1: pwm1grp {
435 fsl,pins = <
436 MX6QDL_PAD_DISP0_DAT8__PWM1_OUT 0x1b0b1
437 >;
438 };
439
440 pinctrl_pwm2: pwm2grp {
441 fsl,pins = <
442 MX6QDL_PAD_DISP0_DAT9__PWM2_OUT 0x1b0b1
443 >;
444 };
445
446 pinctrl_pwm3: pwm3grp {
447 fsl,pins = <
448 MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
449 >;
450 };
451
452 pinctrl_pwm4: pwm4grp {
453 fsl,pins = <
454 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
455 >;
456 };
457
458 pinctrl_uart1: uart1grp {
459 fsl,pins = <
460 MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
461 MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
462 >;
463 };
464
465 pinctrl_uart2: uart2grp {
466 fsl,pins = <
467 MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
468 MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
469 >;
470 };
471
472 pinctrl_uart3: uart3grp {
473 fsl,pins = <
474 MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
475 MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
476 >;
477 };
478
479 pinctrl_uart4: uart4grp {
480 fsl,pins = <
481 MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
482 MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
483 >;
484 };
485
486 pinctrl_uart5: uart5grp {
487 fsl,pins = <
488 MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
489 MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
490 >;
491 };
492
493 pinctrl_usbotg: usbotggrp {
494 fsl,pins = <
495 MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
496 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x000b0 /* MX6QDL_PAD_EIM_D22__USB_OTG_PWR */
497 MX6QDL_PAD_EIM_D21__USB_OTG_OC 0x1b0b0
498 >;
499 };
500
501 pinctrl_usdhc2: usdhc2grp {
502 fsl,pins = <
503 MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
504 MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10059
505 MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
506 MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
507 MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
508 MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
509 MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x1b0b0 /* SD2 CD */
510 MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1f0b0 /* SD2 WP */
511 >;
512 };
513
514 pinctrl_usdhc3: usdhc3grp {
515 fsl,pins = <
516 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
517 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
518 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
519 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
520 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
521 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
522 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* SD3 CD */
523 MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1f0b0 /* SD3 WP */
524 >;
525 };
526
527 pinctrl_usdhc4: usdhc4grp {
528 fsl,pins = <
529 MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
530 MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
531 MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
532 MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
533 MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
534 MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
535 MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x17059 /* SD4 RST (eMMC) */
536 >;
537 };
538 };
539};