Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Manroland uc101 board Device Tree Source
4 *
5 * Copyright (C) 2009 DENX Software Engineering GmbH
6 * Heiko Schocher <hs@denx.de>
7 * Copyright 2006-2007 Secret Lab Technologies Ltd.
8 */
9
10/include/ "mpc5200b.dtsi"
11
12&gpt0 { gpio-controller; };
13&gpt1 { gpio-controller; };
14&gpt2 { gpio-controller; };
15&gpt3 { gpio-controller; };
16&gpt4 { gpio-controller; };
17&gpt5 { gpio-controller; };
18&gpt6 { gpio-controller; };
19&gpt7 { gpio-controller; };
20
21/ {
22 model = "manroland,uc101";
23 compatible = "manroland,uc101";
24
25 soc5200@f0000000 {
26 rtc@800 {
27 status = "disabled";
28 };
29
30 can@900 {
31 status = "disabled";
32 };
33
34 can@980 {
35 status = "disabled";
36 };
37
38 spi@f00 {
39 status = "disabled";
40 };
41
42 usb@1000 {
43 status = "disabled";
44 };
45
46 psc@2000 { // PSC1
47 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
48 };
49
50 psc@2200 { // PSC2
51 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
52 };
53
54 psc@2400 { // PSC3
55 status = "disabled";
56 };
57
58 psc@2600 { // PSC4
59 status = "disabled";
60 };
61
62 psc@2800 { // PSC5
63 status = "disabled";
64 };
65
66 psc@2c00 { // PSC6
67 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
68 };
69
70 ethernet@3000 {
71 phy-handle = <&phy0>;
72 };
73
74 mdio@3000 {
75 phy0: ethernet-phy@0 {
76 compatible = "intel,lxt971";
77 reg = <0>;
78 };
79 };
80
81 i2c@3d00 {
82 status = "disabled";
83 };
84
85 i2c@3d40 {
86 fsl,preserve-clocking;
87 clock-frequency = <400000>;
88
89 hwmon@2c {
90 compatible = "ad,adm9240";
91 reg = <0x2c>;
92 };
93 rtc@51 {
94 compatible = "nxp,pcf8563";
95 reg = <0x51>;
96 };
97 };
98 };
99
100 pci@f0000d00 {
101 status = "disabled";
102 };
103
104 localbus {
105 ranges = <0 0 0xff800000 0x00800000
106 1 0 0x80000000 0x00800000
107 3 0 0x80000000 0x00800000>;
108
109 flash@0,0 {
110 compatible = "cfi-flash";
111 reg = <0 0 0x00800000>;
112 bank-width = <2>;
113 device-width = <2>;
114 #size-cells = <1>;
115 #address-cells = <1>;
116
117 partition@0 {
118 label = "DTS";
119 reg = <0x0 0x00100000>;
120 };
121 partition@100000 {
122 label = "Kernel";
123 reg = <0x100000 0x00200000>;
124 };
125 partition@300000 {
126 label = "RootFS";
127 reg = <0x00300000 0x00200000>;
128 };
129 partition@500000 {
130 label = "user";
131 reg = <0x00500000 0x00200000>;
132 };
133 partition@700000 {
134 label = "U-Boot";
135 reg = <0x00700000 0x00040000>;
136 };
137 partition@740000 {
138 label = "Env";
139 reg = <0x00740000 0x00010000>;
140 };
141 partition@750000 {
142 label = "red. Env";
143 reg = <0x00750000 0x00010000>;
144 };
145 partition@760000 {
146 label = "reserve";
147 reg = <0x00760000 0x000a0000>;
148 };
149 };
150
151 };
152};
1/*
2 * Manroland uc101 board Device Tree Source
3 *
4 * Copyright (C) 2009 DENX Software Engineering GmbH
5 * Heiko Schocher <hs@denx.de>
6 * Copyright 2006-2007 Secret Lab Technologies Ltd.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2 of the License, or (at your
11 * option) any later version.
12 */
13
14/include/ "mpc5200b.dtsi"
15
16/ {
17 model = "manroland,uc101";
18 compatible = "manroland,uc101";
19
20 soc5200@f0000000 {
21 gpt0: timer@600 { // General Purpose Timer in GPIO mode
22 gpio-controller;
23 #gpio-cells = <2>;
24 };
25
26 gpt1: timer@610 { // General Purpose Timer in GPIO mode
27 gpio-controller;
28 #gpio-cells = <2>;
29 };
30
31 gpt2: timer@620 { // General Purpose Timer in GPIO mode
32 gpio-controller;
33 #gpio-cells = <2>;
34 };
35
36 gpt3: timer@630 { // General Purpose Timer in GPIO mode
37 compatible = "fsl,mpc5200b-gpt","fsl,mpc5200-gpt";
38 reg = <0x630 0x10>;
39 interrupts = <1 12 0>;
40 gpio-controller;
41 #gpio-cells = <2>;
42 };
43
44 gpt4: timer@640 { // General Purpose Timer in GPIO mode
45 gpio-controller;
46 #gpio-cells = <2>;
47 };
48
49 gpt5: timer@650 { // General Purpose Timer in GPIO mode
50 gpio-controller;
51 #gpio-cells = <2>;
52 };
53
54 gpt6: timer@660 { // General Purpose Timer in GPIO mode
55 gpio-controller;
56 #gpio-cells = <2>;
57 };
58
59 gpt7: timer@670 { // General Purpose Timer in GPIO mode
60 gpio-controller;
61 #gpio-cells = <2>;
62 };
63
64 rtc@800 {
65 status = "disabled";
66 };
67
68 can@900 {
69 status = "disabled";
70 };
71
72 can@980 {
73 status = "disabled";
74 };
75
76 spi@f00 {
77 status = "disabled";
78 };
79
80 usb@1000 {
81 status = "disabled";
82 };
83
84 psc@2000 { // PSC1
85 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
86 };
87
88 psc@2200 { // PSC2
89 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
90 };
91
92 psc@2400 { // PSC3
93 status = "disabled";
94 };
95
96 psc@2600 { // PSC4
97 status = "disabled";
98 };
99
100 psc@2800 { // PSC5
101 status = "disabled";
102 };
103
104 psc@2c00 { // PSC6
105 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
106 };
107
108 ethernet@3000 {
109 phy-handle = <&phy0>;
110 };
111
112 mdio@3000 {
113 phy0: ethernet-phy@0 {
114 compatible = "intel,lxt971";
115 reg = <0>;
116 };
117 };
118
119 i2c@3d00 {
120 status = "disabled";
121 };
122
123 i2c@3d40 {
124 fsl,preserve-clocking;
125 clock-frequency = <400000>;
126
127 hwmon@2c {
128 compatible = "ad,adm9240";
129 reg = <0x2c>;
130 };
131 rtc@51 {
132 compatible = "nxp,pcf8563";
133 reg = <0x51>;
134 };
135 };
136 };
137
138 pci@f0000d00 {
139 status = "disabled";
140 };
141
142 localbus {
143 ranges = <0 0 0xff800000 0x00800000
144 1 0 0x80000000 0x00800000
145 3 0 0x80000000 0x00800000>;
146
147 flash@0,0 {
148 compatible = "cfi-flash";
149 reg = <0 0 0x00800000>;
150 bank-width = <2>;
151 device-width = <2>;
152 #size-cells = <1>;
153 #address-cells = <1>;
154
155 partition@0 {
156 label = "DTS";
157 reg = <0x0 0x00100000>;
158 };
159 partition@100000 {
160 label = "Kernel";
161 reg = <0x100000 0x00200000>;
162 };
163 partition@300000 {
164 label = "RootFS";
165 reg = <0x00300000 0x00200000>;
166 };
167 partition@500000 {
168 label = "user";
169 reg = <0x00500000 0x00200000>;
170 };
171 partition@700000 {
172 label = "U-Boot";
173 reg = <0x00700000 0x00040000>;
174 };
175 partition@740000 {
176 label = "Env";
177 reg = <0x00740000 0x00010000>;
178 };
179 partition@750000 {
180 label = "red. Env";
181 reg = <0x00750000 0x00010000>;
182 };
183 partition@760000 {
184 label = "reserve";
185 reg = <0x00760000 0x000a0000>;
186 };
187 };
188
189 };
190};