Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * SPI controller driver for the Atheros AR71XX/AR724X/AR913X SoCs
4 *
5 * Copyright (C) 2009-2011 Gabor Juhos <juhosg@openwrt.org>
6 *
7 * This driver has been based on the spi-gpio.c:
8 * Copyright (C) 2006,2008 David Brownell
9 */
10
11#include <linux/kernel.h>
12#include <linux/module.h>
13#include <linux/delay.h>
14#include <linux/spinlock.h>
15#include <linux/platform_device.h>
16#include <linux/io.h>
17#include <linux/spi/spi.h>
18#include <linux/spi/spi-mem.h>
19#include <linux/spi/spi_bitbang.h>
20#include <linux/bitops.h>
21#include <linux/clk.h>
22#include <linux/err.h>
23
24#define DRV_NAME "ath79-spi"
25
26#define ATH79_SPI_RRW_DELAY_FACTOR 12000
27#define MHZ (1000 * 1000)
28
29#define AR71XX_SPI_REG_FS 0x00 /* Function Select */
30#define AR71XX_SPI_REG_CTRL 0x04 /* SPI Control */
31#define AR71XX_SPI_REG_IOC 0x08 /* SPI I/O Control */
32#define AR71XX_SPI_REG_RDS 0x0c /* Read Data Shift */
33
34#define AR71XX_SPI_FS_GPIO BIT(0) /* Enable GPIO mode */
35
36#define AR71XX_SPI_IOC_DO BIT(0) /* Data Out pin */
37#define AR71XX_SPI_IOC_CLK BIT(8) /* CLK pin */
38#define AR71XX_SPI_IOC_CS(n) BIT(16 + (n))
39
40struct ath79_spi {
41 struct spi_bitbang bitbang;
42 u32 ioc_base;
43 u32 reg_ctrl;
44 void __iomem *base;
45 struct clk *clk;
46 unsigned int rrw_delay;
47};
48
49static inline u32 ath79_spi_rr(struct ath79_spi *sp, unsigned int reg)
50{
51 return ioread32(sp->base + reg);
52}
53
54static inline void ath79_spi_wr(struct ath79_spi *sp, unsigned int reg, u32 val)
55{
56 iowrite32(val, sp->base + reg);
57}
58
59static inline struct ath79_spi *ath79_spidev_to_sp(struct spi_device *spi)
60{
61 return spi_master_get_devdata(spi->master);
62}
63
64static inline void ath79_spi_delay(struct ath79_spi *sp, unsigned int nsecs)
65{
66 if (nsecs > sp->rrw_delay)
67 ndelay(nsecs - sp->rrw_delay);
68}
69
70static void ath79_spi_chipselect(struct spi_device *spi, int is_active)
71{
72 struct ath79_spi *sp = ath79_spidev_to_sp(spi);
73 int cs_high = (spi->mode & SPI_CS_HIGH) ? is_active : !is_active;
74 u32 cs_bit = AR71XX_SPI_IOC_CS(spi->chip_select);
75
76 if (cs_high)
77 sp->ioc_base |= cs_bit;
78 else
79 sp->ioc_base &= ~cs_bit;
80
81 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, sp->ioc_base);
82}
83
84static void ath79_spi_enable(struct ath79_spi *sp)
85{
86 /* enable GPIO mode */
87 ath79_spi_wr(sp, AR71XX_SPI_REG_FS, AR71XX_SPI_FS_GPIO);
88
89 /* save CTRL register */
90 sp->reg_ctrl = ath79_spi_rr(sp, AR71XX_SPI_REG_CTRL);
91 sp->ioc_base = ath79_spi_rr(sp, AR71XX_SPI_REG_IOC);
92
93 /* clear clk and mosi in the base state */
94 sp->ioc_base &= ~(AR71XX_SPI_IOC_DO | AR71XX_SPI_IOC_CLK);
95
96 /* TODO: setup speed? */
97 ath79_spi_wr(sp, AR71XX_SPI_REG_CTRL, 0x43);
98}
99
100static void ath79_spi_disable(struct ath79_spi *sp)
101{
102 /* restore CTRL register */
103 ath79_spi_wr(sp, AR71XX_SPI_REG_CTRL, sp->reg_ctrl);
104 /* disable GPIO mode */
105 ath79_spi_wr(sp, AR71XX_SPI_REG_FS, 0);
106}
107
108static u32 ath79_spi_txrx_mode0(struct spi_device *spi, unsigned int nsecs,
109 u32 word, u8 bits, unsigned flags)
110{
111 struct ath79_spi *sp = ath79_spidev_to_sp(spi);
112 u32 ioc = sp->ioc_base;
113
114 /* clock starts at inactive polarity */
115 for (word <<= (32 - bits); likely(bits); bits--) {
116 u32 out;
117
118 if (word & (1 << 31))
119 out = ioc | AR71XX_SPI_IOC_DO;
120 else
121 out = ioc & ~AR71XX_SPI_IOC_DO;
122
123 /* setup MSB (to slave) on trailing edge */
124 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, out);
125 ath79_spi_delay(sp, nsecs);
126 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, out | AR71XX_SPI_IOC_CLK);
127 ath79_spi_delay(sp, nsecs);
128 if (bits == 1)
129 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, out);
130
131 word <<= 1;
132 }
133
134 return ath79_spi_rr(sp, AR71XX_SPI_REG_RDS);
135}
136
137static int ath79_exec_mem_op(struct spi_mem *mem,
138 const struct spi_mem_op *op)
139{
140 struct ath79_spi *sp = ath79_spidev_to_sp(mem->spi);
141
142 /* Ensures that reading is performed on device connected to hardware cs0 */
143 if (mem->spi->chip_select || mem->spi->cs_gpiod)
144 return -ENOTSUPP;
145
146 /* Only use for fast-read op. */
147 if (op->cmd.opcode != 0x0b || op->data.dir != SPI_MEM_DATA_IN ||
148 op->addr.nbytes != 3 || op->dummy.nbytes != 1)
149 return -ENOTSUPP;
150
151 /* disable GPIO mode */
152 ath79_spi_wr(sp, AR71XX_SPI_REG_FS, 0);
153
154 memcpy_fromio(op->data.buf.in, sp->base + op->addr.val, op->data.nbytes);
155
156 /* enable GPIO mode */
157 ath79_spi_wr(sp, AR71XX_SPI_REG_FS, AR71XX_SPI_FS_GPIO);
158
159 /* restore IOC register */
160 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, sp->ioc_base);
161
162 return 0;
163}
164
165static const struct spi_controller_mem_ops ath79_mem_ops = {
166 .exec_op = ath79_exec_mem_op,
167};
168
169static int ath79_spi_probe(struct platform_device *pdev)
170{
171 struct spi_master *master;
172 struct ath79_spi *sp;
173 unsigned long rate;
174 int ret;
175
176 master = spi_alloc_master(&pdev->dev, sizeof(*sp));
177 if (master == NULL) {
178 dev_err(&pdev->dev, "failed to allocate spi master\n");
179 return -ENOMEM;
180 }
181
182 sp = spi_master_get_devdata(master);
183 master->dev.of_node = pdev->dev.of_node;
184 platform_set_drvdata(pdev, sp);
185
186 master->use_gpio_descriptors = true;
187 master->bits_per_word_mask = SPI_BPW_RANGE_MASK(1, 32);
188 master->flags = SPI_MASTER_GPIO_SS;
189 master->num_chipselect = 3;
190 master->mem_ops = &ath79_mem_ops;
191
192 sp->bitbang.master = master;
193 sp->bitbang.chipselect = ath79_spi_chipselect;
194 sp->bitbang.txrx_word[SPI_MODE_0] = ath79_spi_txrx_mode0;
195 sp->bitbang.flags = SPI_CS_HIGH;
196
197 sp->base = devm_platform_ioremap_resource(pdev, 0);
198 if (IS_ERR(sp->base)) {
199 ret = PTR_ERR(sp->base);
200 goto err_put_master;
201 }
202
203 sp->clk = devm_clk_get(&pdev->dev, "ahb");
204 if (IS_ERR(sp->clk)) {
205 ret = PTR_ERR(sp->clk);
206 goto err_put_master;
207 }
208
209 ret = clk_prepare_enable(sp->clk);
210 if (ret)
211 goto err_put_master;
212
213 rate = DIV_ROUND_UP(clk_get_rate(sp->clk), MHZ);
214 if (!rate) {
215 ret = -EINVAL;
216 goto err_clk_disable;
217 }
218
219 sp->rrw_delay = ATH79_SPI_RRW_DELAY_FACTOR / rate;
220 dev_dbg(&pdev->dev, "register read/write delay is %u nsecs\n",
221 sp->rrw_delay);
222
223 ath79_spi_enable(sp);
224 ret = spi_bitbang_start(&sp->bitbang);
225 if (ret)
226 goto err_disable;
227
228 return 0;
229
230err_disable:
231 ath79_spi_disable(sp);
232err_clk_disable:
233 clk_disable_unprepare(sp->clk);
234err_put_master:
235 spi_master_put(sp->bitbang.master);
236
237 return ret;
238}
239
240static int ath79_spi_remove(struct platform_device *pdev)
241{
242 struct ath79_spi *sp = platform_get_drvdata(pdev);
243
244 spi_bitbang_stop(&sp->bitbang);
245 ath79_spi_disable(sp);
246 clk_disable_unprepare(sp->clk);
247 spi_master_put(sp->bitbang.master);
248
249 return 0;
250}
251
252static void ath79_spi_shutdown(struct platform_device *pdev)
253{
254 ath79_spi_remove(pdev);
255}
256
257static const struct of_device_id ath79_spi_of_match[] = {
258 { .compatible = "qca,ar7100-spi", },
259 { },
260};
261MODULE_DEVICE_TABLE(of, ath79_spi_of_match);
262
263static struct platform_driver ath79_spi_driver = {
264 .probe = ath79_spi_probe,
265 .remove = ath79_spi_remove,
266 .shutdown = ath79_spi_shutdown,
267 .driver = {
268 .name = DRV_NAME,
269 .of_match_table = ath79_spi_of_match,
270 },
271};
272module_platform_driver(ath79_spi_driver);
273
274MODULE_DESCRIPTION("SPI controller driver for Atheros AR71XX/AR724X/AR913X");
275MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
276MODULE_LICENSE("GPL v2");
277MODULE_ALIAS("platform:" DRV_NAME);
1/*
2 * SPI controller driver for the Atheros AR71XX/AR724X/AR913X SoCs
3 *
4 * Copyright (C) 2009-2011 Gabor Juhos <juhosg@openwrt.org>
5 *
6 * This driver has been based on the spi-gpio.c:
7 * Copyright (C) 2006,2008 David Brownell
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 */
14
15#include <linux/kernel.h>
16#include <linux/module.h>
17#include <linux/init.h>
18#include <linux/delay.h>
19#include <linux/spinlock.h>
20#include <linux/workqueue.h>
21#include <linux/platform_device.h>
22#include <linux/io.h>
23#include <linux/spi/spi.h>
24#include <linux/spi/spi_bitbang.h>
25#include <linux/bitops.h>
26#include <linux/gpio.h>
27
28#include <asm/mach-ath79/ar71xx_regs.h>
29#include <asm/mach-ath79/ath79_spi_platform.h>
30
31#define DRV_NAME "ath79-spi"
32
33struct ath79_spi {
34 struct spi_bitbang bitbang;
35 u32 ioc_base;
36 u32 reg_ctrl;
37 void __iomem *base;
38};
39
40static inline u32 ath79_spi_rr(struct ath79_spi *sp, unsigned reg)
41{
42 return ioread32(sp->base + reg);
43}
44
45static inline void ath79_spi_wr(struct ath79_spi *sp, unsigned reg, u32 val)
46{
47 iowrite32(val, sp->base + reg);
48}
49
50static inline struct ath79_spi *ath79_spidev_to_sp(struct spi_device *spi)
51{
52 return spi_master_get_devdata(spi->master);
53}
54
55static void ath79_spi_chipselect(struct spi_device *spi, int is_active)
56{
57 struct ath79_spi *sp = ath79_spidev_to_sp(spi);
58 int cs_high = (spi->mode & SPI_CS_HIGH) ? is_active : !is_active;
59
60 if (is_active) {
61 /* set initial clock polarity */
62 if (spi->mode & SPI_CPOL)
63 sp->ioc_base |= AR71XX_SPI_IOC_CLK;
64 else
65 sp->ioc_base &= ~AR71XX_SPI_IOC_CLK;
66
67 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, sp->ioc_base);
68 }
69
70 if (spi->chip_select) {
71 struct ath79_spi_controller_data *cdata = spi->controller_data;
72
73 /* SPI is normally active-low */
74 gpio_set_value(cdata->gpio, cs_high);
75 } else {
76 if (cs_high)
77 sp->ioc_base |= AR71XX_SPI_IOC_CS0;
78 else
79 sp->ioc_base &= ~AR71XX_SPI_IOC_CS0;
80
81 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, sp->ioc_base);
82 }
83
84}
85
86static int ath79_spi_setup_cs(struct spi_device *spi)
87{
88 struct ath79_spi *sp = ath79_spidev_to_sp(spi);
89 struct ath79_spi_controller_data *cdata;
90
91 cdata = spi->controller_data;
92 if (spi->chip_select && !cdata)
93 return -EINVAL;
94
95 /* enable GPIO mode */
96 ath79_spi_wr(sp, AR71XX_SPI_REG_FS, AR71XX_SPI_FS_GPIO);
97
98 /* save CTRL register */
99 sp->reg_ctrl = ath79_spi_rr(sp, AR71XX_SPI_REG_CTRL);
100 sp->ioc_base = ath79_spi_rr(sp, AR71XX_SPI_REG_IOC);
101
102 /* TODO: setup speed? */
103 ath79_spi_wr(sp, AR71XX_SPI_REG_CTRL, 0x43);
104
105 if (spi->chip_select) {
106 int status = 0;
107
108 status = gpio_request(cdata->gpio, dev_name(&spi->dev));
109 if (status)
110 return status;
111
112 status = gpio_direction_output(cdata->gpio,
113 spi->mode & SPI_CS_HIGH);
114 if (status) {
115 gpio_free(cdata->gpio);
116 return status;
117 }
118 } else {
119 if (spi->mode & SPI_CS_HIGH)
120 sp->ioc_base |= AR71XX_SPI_IOC_CS0;
121 else
122 sp->ioc_base &= ~AR71XX_SPI_IOC_CS0;
123 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, sp->ioc_base);
124 }
125
126 return 0;
127}
128
129static void ath79_spi_cleanup_cs(struct spi_device *spi)
130{
131 struct ath79_spi *sp = ath79_spidev_to_sp(spi);
132
133 if (spi->chip_select) {
134 struct ath79_spi_controller_data *cdata = spi->controller_data;
135 gpio_free(cdata->gpio);
136 }
137
138 /* restore CTRL register */
139 ath79_spi_wr(sp, AR71XX_SPI_REG_CTRL, sp->reg_ctrl);
140 /* disable GPIO mode */
141 ath79_spi_wr(sp, AR71XX_SPI_REG_FS, 0);
142}
143
144static int ath79_spi_setup(struct spi_device *spi)
145{
146 int status = 0;
147
148 if (spi->bits_per_word > 32)
149 return -EINVAL;
150
151 if (!spi->controller_state) {
152 status = ath79_spi_setup_cs(spi);
153 if (status)
154 return status;
155 }
156
157 status = spi_bitbang_setup(spi);
158 if (status && !spi->controller_state)
159 ath79_spi_cleanup_cs(spi);
160
161 return status;
162}
163
164static void ath79_spi_cleanup(struct spi_device *spi)
165{
166 ath79_spi_cleanup_cs(spi);
167 spi_bitbang_cleanup(spi);
168}
169
170static u32 ath79_spi_txrx_mode0(struct spi_device *spi, unsigned nsecs,
171 u32 word, u8 bits)
172{
173 struct ath79_spi *sp = ath79_spidev_to_sp(spi);
174 u32 ioc = sp->ioc_base;
175
176 /* clock starts at inactive polarity */
177 for (word <<= (32 - bits); likely(bits); bits--) {
178 u32 out;
179
180 if (word & (1 << 31))
181 out = ioc | AR71XX_SPI_IOC_DO;
182 else
183 out = ioc & ~AR71XX_SPI_IOC_DO;
184
185 /* setup MSB (to slave) on trailing edge */
186 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, out);
187 ath79_spi_wr(sp, AR71XX_SPI_REG_IOC, out | AR71XX_SPI_IOC_CLK);
188
189 word <<= 1;
190 }
191
192 return ath79_spi_rr(sp, AR71XX_SPI_REG_RDS);
193}
194
195static __devinit int ath79_spi_probe(struct platform_device *pdev)
196{
197 struct spi_master *master;
198 struct ath79_spi *sp;
199 struct ath79_spi_platform_data *pdata;
200 struct resource *r;
201 int ret;
202
203 master = spi_alloc_master(&pdev->dev, sizeof(*sp));
204 if (master == NULL) {
205 dev_err(&pdev->dev, "failed to allocate spi master\n");
206 return -ENOMEM;
207 }
208
209 sp = spi_master_get_devdata(master);
210 platform_set_drvdata(pdev, sp);
211
212 pdata = pdev->dev.platform_data;
213
214 master->setup = ath79_spi_setup;
215 master->cleanup = ath79_spi_cleanup;
216 if (pdata) {
217 master->bus_num = pdata->bus_num;
218 master->num_chipselect = pdata->num_chipselect;
219 }
220
221 sp->bitbang.master = spi_master_get(master);
222 sp->bitbang.chipselect = ath79_spi_chipselect;
223 sp->bitbang.txrx_word[SPI_MODE_0] = ath79_spi_txrx_mode0;
224 sp->bitbang.setup_transfer = spi_bitbang_setup_transfer;
225 sp->bitbang.flags = SPI_CS_HIGH;
226
227 r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
228 if (r == NULL) {
229 ret = -ENOENT;
230 goto err_put_master;
231 }
232
233 sp->base = ioremap(r->start, resource_size(r));
234 if (!sp->base) {
235 ret = -ENXIO;
236 goto err_put_master;
237 }
238
239 ret = spi_bitbang_start(&sp->bitbang);
240 if (ret)
241 goto err_unmap;
242
243 return 0;
244
245err_unmap:
246 iounmap(sp->base);
247err_put_master:
248 platform_set_drvdata(pdev, NULL);
249 spi_master_put(sp->bitbang.master);
250
251 return ret;
252}
253
254static __devexit int ath79_spi_remove(struct platform_device *pdev)
255{
256 struct ath79_spi *sp = platform_get_drvdata(pdev);
257
258 spi_bitbang_stop(&sp->bitbang);
259 iounmap(sp->base);
260 platform_set_drvdata(pdev, NULL);
261 spi_master_put(sp->bitbang.master);
262
263 return 0;
264}
265
266static struct platform_driver ath79_spi_driver = {
267 .probe = ath79_spi_probe,
268 .remove = __devexit_p(ath79_spi_remove),
269 .driver = {
270 .name = DRV_NAME,
271 .owner = THIS_MODULE,
272 },
273};
274module_platform_driver(ath79_spi_driver);
275
276MODULE_DESCRIPTION("SPI controller driver for Atheros AR71XX/AR724X/AR913X");
277MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
278MODULE_LICENSE("GPL v2");
279MODULE_ALIAS("platform:" DRV_NAME);