Loading...
1# SPDX-License-Identifier: GPL-2.0-only
2config SH_INTC
3 bool
4 select IRQ_DOMAIN
5
6if SH_INTC
7
8comment "Interrupt controller options"
9
10config INTC_USERIMASK
11 bool "Userspace interrupt masking support"
12 depends on (SUPERH && CPU_SH4A) || COMPILE_TEST
13 help
14 This enables support for hardware-assisted userspace hardirq
15 masking.
16
17 SH-4A and newer interrupt blocks all support a special shadowed
18 page with all non-masking registers obscured when mapped in to
19 userspace. This is primarily for use by userspace device
20 drivers that are using special priority levels.
21
22 If in doubt, say N.
23
24config INTC_BALANCING
25 bool "Hardware IRQ balancing support"
26 depends on SMP && SUPERH && CPU_SHX3
27 help
28 This enables support for IRQ auto-distribution mode on SH-X3
29 SMP parts. All of the balancing and CPU wakeup decisions are
30 taken care of automatically by hardware for distributed
31 vectors.
32
33 If in doubt, say N.
34
35config INTC_MAPPING_DEBUG
36 bool "Expose IRQ to per-controller id mapping via debugfs"
37 depends on DEBUG_FS
38 help
39 This will create a debugfs entry for showing the relationship
40 between system IRQs and the per-controller id tables.
41
42 If in doubt, say N.
43
44endif
1config SH_INTC
2 def_bool y
3 select IRQ_DOMAIN
4
5comment "Interrupt controller options"
6
7config INTC_USERIMASK
8 bool "Userspace interrupt masking support"
9 depends on ARCH_SHMOBILE || (SUPERH && CPU_SH4A) || COMPILE_TEST
10 help
11 This enables support for hardware-assisted userspace hardirq
12 masking.
13
14 SH-4A and newer interrupt blocks all support a special shadowed
15 page with all non-masking registers obscured when mapped in to
16 userspace. This is primarily for use by userspace device
17 drivers that are using special priority levels.
18
19 If in doubt, say N.
20
21config INTC_BALANCING
22 bool "Hardware IRQ balancing support"
23 depends on SMP && SUPERH && CPU_SHX3
24 help
25 This enables support for IRQ auto-distribution mode on SH-X3
26 SMP parts. All of the balancing and CPU wakeup decisions are
27 taken care of automatically by hardware for distributed
28 vectors.
29
30 If in doubt, say N.
31
32config INTC_MAPPING_DEBUG
33 bool "Expose IRQ to per-controller id mapping via debugfs"
34 depends on DEBUG_FS
35 help
36 This will create a debugfs entry for showing the relationship
37 between system IRQs and the per-controller id tables.
38
39 If in doubt, say N.