Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * MPC8377E RDB Device Tree Source
4 *
5 * Copyright 2007, 2008 Freescale Semiconductor Inc.
6 */
7
8/dts-v1/;
9
10/ {
11 compatible = "fsl,mpc8377rdb";
12 #address-cells = <1>;
13 #size-cells = <1>;
14
15 aliases {
16 ethernet0 = &enet0;
17 ethernet1 = &enet1;
18 serial0 = &serial0;
19 serial1 = &serial1;
20 pci0 = &pci0;
21 pci1 = &pci1;
22 pci2 = &pci2;
23 };
24
25 cpus {
26 #address-cells = <1>;
27 #size-cells = <0>;
28
29 PowerPC,8377@0 {
30 device_type = "cpu";
31 reg = <0x0>;
32 d-cache-line-size = <32>;
33 i-cache-line-size = <32>;
34 d-cache-size = <32768>;
35 i-cache-size = <32768>;
36 timebase-frequency = <0>;
37 bus-frequency = <0>;
38 clock-frequency = <0>;
39 };
40 };
41
42 memory {
43 device_type = "memory";
44 reg = <0x00000000 0x10000000>; // 256MB at 0
45 };
46
47 localbus@e0005000 {
48 #address-cells = <2>;
49 #size-cells = <1>;
50 compatible = "fsl,mpc8377-elbc", "fsl,elbc", "simple-bus";
51 reg = <0xe0005000 0x1000>;
52 interrupts = <77 0x8>;
53 interrupt-parent = <&ipic>;
54
55 // CS0 and CS1 are swapped when
56 // booting from nand, but the
57 // addresses are the same.
58 ranges = <0x0 0x0 0xfe000000 0x00800000
59 0x1 0x0 0xe0600000 0x00008000
60 0x2 0x0 0xf0000000 0x00020000
61 0x3 0x0 0xfa000000 0x00008000>;
62
63 flash@0,0 {
64 #address-cells = <1>;
65 #size-cells = <1>;
66 compatible = "cfi-flash";
67 reg = <0x0 0x0 0x800000>;
68 bank-width = <2>;
69 device-width = <1>;
70 };
71
72 nand@1,0 {
73 #address-cells = <1>;
74 #size-cells = <1>;
75 compatible = "fsl,mpc8377-fcm-nand",
76 "fsl,elbc-fcm-nand";
77 reg = <0x1 0x0 0x8000>;
78
79 u-boot@0 {
80 reg = <0x0 0x100000>;
81 read-only;
82 };
83
84 kernel@100000 {
85 reg = <0x100000 0x300000>;
86 };
87 fs@400000 {
88 reg = <0x400000 0x1c00000>;
89 };
90 };
91 };
92
93 immr@e0000000 {
94 #address-cells = <1>;
95 #size-cells = <1>;
96 device_type = "soc";
97 compatible = "simple-bus";
98 ranges = <0x0 0xe0000000 0x00100000>;
99 reg = <0xe0000000 0x00000200>;
100 bus-frequency = <0>;
101
102 wdt@200 {
103 device_type = "watchdog";
104 compatible = "mpc83xx_wdt";
105 reg = <0x200 0x100>;
106 };
107
108 gpio1: gpio-controller@c00 {
109 #gpio-cells = <2>;
110 compatible = "fsl,mpc8377-gpio", "fsl,mpc8349-gpio";
111 reg = <0xc00 0x100>;
112 interrupts = <74 0x8>;
113 interrupt-parent = <&ipic>;
114 gpio-controller;
115 };
116
117 gpio2: gpio-controller@d00 {
118 #gpio-cells = <2>;
119 compatible = "fsl,mpc8377-gpio", "fsl,mpc8349-gpio";
120 reg = <0xd00 0x100>;
121 interrupts = <75 0x8>;
122 interrupt-parent = <&ipic>;
123 gpio-controller;
124 };
125
126 sleep-nexus {
127 #address-cells = <1>;
128 #size-cells = <1>;
129 compatible = "simple-bus";
130 sleep = <&pmc 0x0c000000>;
131 ranges;
132
133 i2c@3000 {
134 #address-cells = <1>;
135 #size-cells = <0>;
136 cell-index = <0>;
137 compatible = "fsl-i2c";
138 reg = <0x3000 0x100>;
139 interrupts = <14 0x8>;
140 interrupt-parent = <&ipic>;
141 dfsrr;
142
143 dtt@48 {
144 compatible = "national,lm75";
145 reg = <0x48>;
146 };
147
148 at24@50 {
149 compatible = "atmel,24c256";
150 reg = <0x50>;
151 };
152
153 rtc@68 {
154 compatible = "dallas,ds1339";
155 reg = <0x68>;
156 };
157
158 mcu_pio: mcu@a {
159 #gpio-cells = <2>;
160 compatible = "fsl,mc9s08qg8-mpc8377erdb",
161 "fsl,mcu-mpc8349emitx";
162 reg = <0x0a>;
163 gpio-controller;
164 };
165 };
166
167 sdhci@2e000 {
168 compatible = "fsl,mpc8377-esdhc", "fsl,esdhc";
169 reg = <0x2e000 0x1000>;
170 interrupts = <42 0x8>;
171 interrupt-parent = <&ipic>;
172 sdhci,wp-inverted;
173 /* Filled in by U-Boot */
174 clock-frequency = <111111111>;
175 };
176 };
177
178 i2c@3100 {
179 #address-cells = <1>;
180 #size-cells = <0>;
181 cell-index = <1>;
182 compatible = "fsl-i2c";
183 reg = <0x3100 0x100>;
184 interrupts = <15 0x8>;
185 interrupt-parent = <&ipic>;
186 dfsrr;
187 };
188
189 spi@7000 {
190 cell-index = <0>;
191 compatible = "fsl,spi";
192 reg = <0x7000 0x1000>;
193 interrupts = <16 0x8>;
194 interrupt-parent = <&ipic>;
195 mode = "cpu";
196 };
197
198 dma@82a8 {
199 #address-cells = <1>;
200 #size-cells = <1>;
201 compatible = "fsl,mpc8377-dma", "fsl,elo-dma";
202 reg = <0x82a8 4>;
203 ranges = <0 0x8100 0x1a8>;
204 interrupt-parent = <&ipic>;
205 interrupts = <71 8>;
206 cell-index = <0>;
207 dma-channel@0 {
208 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
209 reg = <0 0x80>;
210 cell-index = <0>;
211 interrupt-parent = <&ipic>;
212 interrupts = <71 8>;
213 };
214 dma-channel@80 {
215 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
216 reg = <0x80 0x80>;
217 cell-index = <1>;
218 interrupt-parent = <&ipic>;
219 interrupts = <71 8>;
220 };
221 dma-channel@100 {
222 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
223 reg = <0x100 0x80>;
224 cell-index = <2>;
225 interrupt-parent = <&ipic>;
226 interrupts = <71 8>;
227 };
228 dma-channel@180 {
229 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
230 reg = <0x180 0x28>;
231 cell-index = <3>;
232 interrupt-parent = <&ipic>;
233 interrupts = <71 8>;
234 };
235 };
236
237 usb@23000 {
238 compatible = "fsl-usb2-dr";
239 reg = <0x23000 0x1000>;
240 #address-cells = <1>;
241 #size-cells = <0>;
242 interrupt-parent = <&ipic>;
243 interrupts = <38 0x8>;
244 phy_type = "ulpi";
245 sleep = <&pmc 0x00c00000>;
246 };
247
248 enet0: ethernet@24000 {
249 #address-cells = <1>;
250 #size-cells = <1>;
251 cell-index = <0>;
252 device_type = "network";
253 model = "eTSEC";
254 compatible = "gianfar";
255 reg = <0x24000 0x1000>;
256 ranges = <0x0 0x24000 0x1000>;
257 local-mac-address = [ 00 00 00 00 00 00 ];
258 interrupts = <32 0x8 33 0x8 34 0x8>;
259 phy-connection-type = "mii";
260 interrupt-parent = <&ipic>;
261 tbi-handle = <&tbi0>;
262 phy-handle = <&phy2>;
263 sleep = <&pmc 0xc0000000>;
264 fsl,magic-packet;
265
266 mdio@520 {
267 #address-cells = <1>;
268 #size-cells = <0>;
269 compatible = "fsl,gianfar-mdio";
270 reg = <0x520 0x20>;
271
272 phy2: ethernet-phy@2 {
273 interrupt-parent = <&ipic>;
274 interrupts = <17 0x8>;
275 reg = <0x2>;
276 };
277
278 tbi0: tbi-phy@11 {
279 reg = <0x11>;
280 device_type = "tbi-phy";
281 };
282 };
283 };
284
285 enet1: ethernet@25000 {
286 #address-cells = <1>;
287 #size-cells = <1>;
288 cell-index = <1>;
289 device_type = "network";
290 model = "eTSEC";
291 compatible = "gianfar";
292 reg = <0x25000 0x1000>;
293 ranges = <0x0 0x25000 0x1000>;
294 local-mac-address = [ 00 00 00 00 00 00 ];
295 interrupts = <35 0x8 36 0x8 37 0x8>;
296 phy-connection-type = "mii";
297 interrupt-parent = <&ipic>;
298 fixed-link = <1 1 1000 0 0>;
299 tbi-handle = <&tbi1>;
300 sleep = <&pmc 0x30000000>;
301 fsl,magic-packet;
302
303 mdio@520 {
304 #address-cells = <1>;
305 #size-cells = <0>;
306 compatible = "fsl,gianfar-tbi";
307 reg = <0x520 0x20>;
308
309 tbi1: tbi-phy@11 {
310 reg = <0x11>;
311 device_type = "tbi-phy";
312 };
313 };
314 };
315
316 serial0: serial@4500 {
317 cell-index = <0>;
318 device_type = "serial";
319 compatible = "fsl,ns16550", "ns16550";
320 reg = <0x4500 0x100>;
321 clock-frequency = <0>;
322 interrupts = <9 0x8>;
323 interrupt-parent = <&ipic>;
324 };
325
326 serial1: serial@4600 {
327 cell-index = <1>;
328 device_type = "serial";
329 compatible = "fsl,ns16550", "ns16550";
330 reg = <0x4600 0x100>;
331 clock-frequency = <0>;
332 interrupts = <10 0x8>;
333 interrupt-parent = <&ipic>;
334 };
335
336 crypto@30000 {
337 compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
338 "fsl,sec2.1", "fsl,sec2.0";
339 reg = <0x30000 0x10000>;
340 interrupts = <11 0x8>;
341 interrupt-parent = <&ipic>;
342 fsl,num-channels = <4>;
343 fsl,channel-fifo-len = <24>;
344 fsl,exec-units-mask = <0x9fe>;
345 fsl,descriptor-types-mask = <0x3ab0ebf>;
346 sleep = <&pmc 0x03000000>;
347 };
348
349 sata@18000 {
350 compatible = "fsl,mpc8377-sata", "fsl,pq-sata";
351 reg = <0x18000 0x1000>;
352 interrupts = <44 0x8>;
353 interrupt-parent = <&ipic>;
354 sleep = <&pmc 0x000000c0>;
355 };
356
357 sata@19000 {
358 compatible = "fsl,mpc8377-sata", "fsl,pq-sata";
359 reg = <0x19000 0x1000>;
360 interrupts = <45 0x8>;
361 interrupt-parent = <&ipic>;
362 sleep = <&pmc 0x00000030>;
363 };
364
365 /* IPIC
366 * interrupts cell = <intr #, sense>
367 * sense values match linux IORESOURCE_IRQ_* defines:
368 * sense == 8: Level, low assertion
369 * sense == 2: Edge, high-to-low change
370 */
371 ipic: interrupt-controller@700 {
372 compatible = "fsl,ipic";
373 interrupt-controller;
374 #address-cells = <0>;
375 #interrupt-cells = <2>;
376 reg = <0x700 0x100>;
377 };
378
379 pmc: power@b00 {
380 compatible = "fsl,mpc8377-pmc", "fsl,mpc8349-pmc";
381 reg = <0xb00 0x100 0xa00 0x100>;
382 interrupts = <80 0x8>;
383 interrupt-parent = <&ipic>;
384 };
385 };
386
387 pci0: pci@e0008500 {
388 interrupt-map-mask = <0xf800 0 0 7>;
389 interrupt-map = <
390 /* IRQ5 = 21 = 0x15, IRQ6 = 0x16, IRQ7 = 23 = 0x17 */
391
392 /* IDSEL AD14 IRQ6 inta */
393 0x7000 0x0 0x0 0x1 &ipic 22 0x8
394
395 /* IDSEL AD15 IRQ5 inta, IRQ6 intb, IRQ7 intd */
396 0x7800 0x0 0x0 0x1 &ipic 21 0x8
397 0x7800 0x0 0x0 0x2 &ipic 22 0x8
398 0x7800 0x0 0x0 0x4 &ipic 23 0x8
399
400 /* IDSEL AD28 IRQ7 inta, IRQ5 intb IRQ6 intc*/
401 0xE000 0x0 0x0 0x1 &ipic 23 0x8
402 0xE000 0x0 0x0 0x2 &ipic 21 0x8
403 0xE000 0x0 0x0 0x3 &ipic 22 0x8>;
404 interrupt-parent = <&ipic>;
405 interrupts = <66 0x8>;
406 bus-range = <0 0>;
407 ranges = <0x02000000 0x0 0x90000000 0x90000000 0x0 0x10000000
408 0x42000000 0x0 0x80000000 0x80000000 0x0 0x10000000
409 0x01000000 0x0 0x00000000 0xe0300000 0x0 0x00100000>;
410 sleep = <&pmc 0x00010000>;
411 clock-frequency = <66666666>;
412 #interrupt-cells = <1>;
413 #size-cells = <2>;
414 #address-cells = <3>;
415 reg = <0xe0008500 0x100 /* internal registers */
416 0xe0008300 0x8>; /* config space access registers */
417 compatible = "fsl,mpc8349-pci";
418 device_type = "pci";
419 };
420
421 pci1: pcie@e0009000 {
422 #address-cells = <3>;
423 #size-cells = <2>;
424 #interrupt-cells = <1>;
425 device_type = "pci";
426 compatible = "fsl,mpc8377-pcie", "fsl,mpc8314-pcie";
427 reg = <0xe0009000 0x00001000>;
428 ranges = <0x02000000 0 0xa8000000 0xa8000000 0 0x10000000
429 0x01000000 0 0x00000000 0xb8000000 0 0x00800000>;
430 bus-range = <0 255>;
431 interrupt-map-mask = <0xf800 0 0 7>;
432 interrupt-map = <0 0 0 1 &ipic 1 8
433 0 0 0 2 &ipic 1 8
434 0 0 0 3 &ipic 1 8
435 0 0 0 4 &ipic 1 8>;
436 sleep = <&pmc 0x00300000>;
437 clock-frequency = <0>;
438
439 pcie@0 {
440 #address-cells = <3>;
441 #size-cells = <2>;
442 device_type = "pci";
443 reg = <0 0 0 0 0>;
444 ranges = <0x02000000 0 0xa8000000
445 0x02000000 0 0xa8000000
446 0 0x10000000
447 0x01000000 0 0x00000000
448 0x01000000 0 0x00000000
449 0 0x00800000>;
450 };
451 };
452
453 pci2: pcie@e000a000 {
454 #address-cells = <3>;
455 #size-cells = <2>;
456 #interrupt-cells = <1>;
457 device_type = "pci";
458 compatible = "fsl,mpc8377-pcie", "fsl,mpc8314-pcie";
459 reg = <0xe000a000 0x00001000>;
460 ranges = <0x02000000 0 0xc8000000 0xc8000000 0 0x10000000
461 0x01000000 0 0x00000000 0xd8000000 0 0x00800000>;
462 bus-range = <0 255>;
463 interrupt-map-mask = <0xf800 0 0 7>;
464 interrupt-map = <0 0 0 1 &ipic 2 8
465 0 0 0 2 &ipic 2 8
466 0 0 0 3 &ipic 2 8
467 0 0 0 4 &ipic 2 8>;
468 sleep = <&pmc 0x000c0000>;
469 clock-frequency = <0>;
470
471 pcie@0 {
472 #address-cells = <3>;
473 #size-cells = <2>;
474 device_type = "pci";
475 reg = <0 0 0 0 0>;
476 ranges = <0x02000000 0 0xc8000000
477 0x02000000 0 0xc8000000
478 0 0x10000000
479 0x01000000 0 0x00000000
480 0x01000000 0 0x00000000
481 0 0x00800000>;
482 };
483 };
484
485 leds {
486 compatible = "gpio-leds";
487
488 pwr {
489 gpios = <&mcu_pio 0 0>;
490 default-state = "on";
491 };
492
493 hdd {
494 gpios = <&mcu_pio 1 0>;
495 linux,default-trigger = "disk-activity";
496 };
497 };
498};
1/*
2 * MPC8377E RDB Device Tree Source
3 *
4 * Copyright 2007, 2008 Freescale Semiconductor Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
10 */
11
12/dts-v1/;
13
14/ {
15 compatible = "fsl,mpc8377rdb";
16 #address-cells = <1>;
17 #size-cells = <1>;
18
19 aliases {
20 ethernet0 = &enet0;
21 ethernet1 = &enet1;
22 serial0 = &serial0;
23 serial1 = &serial1;
24 pci0 = &pci0;
25 pci1 = &pci1;
26 pci2 = &pci2;
27 };
28
29 cpus {
30 #address-cells = <1>;
31 #size-cells = <0>;
32
33 PowerPC,8377@0 {
34 device_type = "cpu";
35 reg = <0x0>;
36 d-cache-line-size = <32>;
37 i-cache-line-size = <32>;
38 d-cache-size = <32768>;
39 i-cache-size = <32768>;
40 timebase-frequency = <0>;
41 bus-frequency = <0>;
42 clock-frequency = <0>;
43 };
44 };
45
46 memory {
47 device_type = "memory";
48 reg = <0x00000000 0x10000000>; // 256MB at 0
49 };
50
51 localbus@e0005000 {
52 #address-cells = <2>;
53 #size-cells = <1>;
54 compatible = "fsl,mpc8377-elbc", "fsl,elbc", "simple-bus";
55 reg = <0xe0005000 0x1000>;
56 interrupts = <77 0x8>;
57 interrupt-parent = <&ipic>;
58
59 // CS0 and CS1 are swapped when
60 // booting from nand, but the
61 // addresses are the same.
62 ranges = <0x0 0x0 0xfe000000 0x00800000
63 0x1 0x0 0xe0600000 0x00008000
64 0x2 0x0 0xf0000000 0x00020000
65 0x3 0x0 0xfa000000 0x00008000>;
66
67 flash@0,0 {
68 #address-cells = <1>;
69 #size-cells = <1>;
70 compatible = "cfi-flash";
71 reg = <0x0 0x0 0x800000>;
72 bank-width = <2>;
73 device-width = <1>;
74 };
75
76 nand@1,0 {
77 #address-cells = <1>;
78 #size-cells = <1>;
79 compatible = "fsl,mpc8377-fcm-nand",
80 "fsl,elbc-fcm-nand";
81 reg = <0x1 0x0 0x8000>;
82
83 u-boot@0 {
84 reg = <0x0 0x100000>;
85 read-only;
86 };
87
88 kernel@100000 {
89 reg = <0x100000 0x300000>;
90 };
91 fs@400000 {
92 reg = <0x400000 0x1c00000>;
93 };
94 };
95 };
96
97 immr@e0000000 {
98 #address-cells = <1>;
99 #size-cells = <1>;
100 device_type = "soc";
101 compatible = "simple-bus";
102 ranges = <0x0 0xe0000000 0x00100000>;
103 reg = <0xe0000000 0x00000200>;
104 bus-frequency = <0>;
105
106 wdt@200 {
107 device_type = "watchdog";
108 compatible = "mpc83xx_wdt";
109 reg = <0x200 0x100>;
110 };
111
112 gpio1: gpio-controller@c00 {
113 #gpio-cells = <2>;
114 compatible = "fsl,mpc8377-gpio", "fsl,mpc8349-gpio";
115 reg = <0xc00 0x100>;
116 interrupts = <74 0x8>;
117 interrupt-parent = <&ipic>;
118 gpio-controller;
119 };
120
121 gpio2: gpio-controller@d00 {
122 #gpio-cells = <2>;
123 compatible = "fsl,mpc8377-gpio", "fsl,mpc8349-gpio";
124 reg = <0xd00 0x100>;
125 interrupts = <75 0x8>;
126 interrupt-parent = <&ipic>;
127 gpio-controller;
128 };
129
130 sleep-nexus {
131 #address-cells = <1>;
132 #size-cells = <1>;
133 compatible = "simple-bus";
134 sleep = <&pmc 0x0c000000>;
135 ranges;
136
137 i2c@3000 {
138 #address-cells = <1>;
139 #size-cells = <0>;
140 cell-index = <0>;
141 compatible = "fsl-i2c";
142 reg = <0x3000 0x100>;
143 interrupts = <14 0x8>;
144 interrupt-parent = <&ipic>;
145 dfsrr;
146
147 dtt@48 {
148 compatible = "national,lm75";
149 reg = <0x48>;
150 };
151
152 at24@50 {
153 compatible = "at24,24c256";
154 reg = <0x50>;
155 };
156
157 rtc@68 {
158 compatible = "dallas,ds1339";
159 reg = <0x68>;
160 };
161
162 mcu_pio: mcu@a {
163 #gpio-cells = <2>;
164 compatible = "fsl,mc9s08qg8-mpc8377erdb",
165 "fsl,mcu-mpc8349emitx";
166 reg = <0x0a>;
167 gpio-controller;
168 };
169 };
170
171 sdhci@2e000 {
172 compatible = "fsl,mpc8377-esdhc", "fsl,esdhc";
173 reg = <0x2e000 0x1000>;
174 interrupts = <42 0x8>;
175 interrupt-parent = <&ipic>;
176 sdhci,wp-inverted;
177 /* Filled in by U-Boot */
178 clock-frequency = <111111111>;
179 };
180 };
181
182 i2c@3100 {
183 #address-cells = <1>;
184 #size-cells = <0>;
185 cell-index = <1>;
186 compatible = "fsl-i2c";
187 reg = <0x3100 0x100>;
188 interrupts = <15 0x8>;
189 interrupt-parent = <&ipic>;
190 dfsrr;
191 };
192
193 spi@7000 {
194 cell-index = <0>;
195 compatible = "fsl,spi";
196 reg = <0x7000 0x1000>;
197 interrupts = <16 0x8>;
198 interrupt-parent = <&ipic>;
199 mode = "cpu";
200 };
201
202 dma@82a8 {
203 #address-cells = <1>;
204 #size-cells = <1>;
205 compatible = "fsl,mpc8377-dma", "fsl,elo-dma";
206 reg = <0x82a8 4>;
207 ranges = <0 0x8100 0x1a8>;
208 interrupt-parent = <&ipic>;
209 interrupts = <71 8>;
210 cell-index = <0>;
211 dma-channel@0 {
212 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
213 reg = <0 0x80>;
214 cell-index = <0>;
215 interrupt-parent = <&ipic>;
216 interrupts = <71 8>;
217 };
218 dma-channel@80 {
219 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
220 reg = <0x80 0x80>;
221 cell-index = <1>;
222 interrupt-parent = <&ipic>;
223 interrupts = <71 8>;
224 };
225 dma-channel@100 {
226 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
227 reg = <0x100 0x80>;
228 cell-index = <2>;
229 interrupt-parent = <&ipic>;
230 interrupts = <71 8>;
231 };
232 dma-channel@180 {
233 compatible = "fsl,mpc8377-dma-channel", "fsl,elo-dma-channel";
234 reg = <0x180 0x28>;
235 cell-index = <3>;
236 interrupt-parent = <&ipic>;
237 interrupts = <71 8>;
238 };
239 };
240
241 usb@23000 {
242 compatible = "fsl-usb2-dr";
243 reg = <0x23000 0x1000>;
244 #address-cells = <1>;
245 #size-cells = <0>;
246 interrupt-parent = <&ipic>;
247 interrupts = <38 0x8>;
248 phy_type = "ulpi";
249 sleep = <&pmc 0x00c00000>;
250 };
251
252 enet0: ethernet@24000 {
253 #address-cells = <1>;
254 #size-cells = <1>;
255 cell-index = <0>;
256 device_type = "network";
257 model = "eTSEC";
258 compatible = "gianfar";
259 reg = <0x24000 0x1000>;
260 ranges = <0x0 0x24000 0x1000>;
261 local-mac-address = [ 00 00 00 00 00 00 ];
262 interrupts = <32 0x8 33 0x8 34 0x8>;
263 phy-connection-type = "mii";
264 interrupt-parent = <&ipic>;
265 tbi-handle = <&tbi0>;
266 phy-handle = <&phy2>;
267 sleep = <&pmc 0xc0000000>;
268 fsl,magic-packet;
269
270 mdio@520 {
271 #address-cells = <1>;
272 #size-cells = <0>;
273 compatible = "fsl,gianfar-mdio";
274 reg = <0x520 0x20>;
275
276 phy2: ethernet-phy@2 {
277 interrupt-parent = <&ipic>;
278 interrupts = <17 0x8>;
279 reg = <0x2>;
280 device_type = "ethernet-phy";
281 };
282
283 tbi0: tbi-phy@11 {
284 reg = <0x11>;
285 device_type = "tbi-phy";
286 };
287 };
288 };
289
290 enet1: ethernet@25000 {
291 #address-cells = <1>;
292 #size-cells = <1>;
293 cell-index = <1>;
294 device_type = "network";
295 model = "eTSEC";
296 compatible = "gianfar";
297 reg = <0x25000 0x1000>;
298 ranges = <0x0 0x25000 0x1000>;
299 local-mac-address = [ 00 00 00 00 00 00 ];
300 interrupts = <35 0x8 36 0x8 37 0x8>;
301 phy-connection-type = "mii";
302 interrupt-parent = <&ipic>;
303 fixed-link = <1 1 1000 0 0>;
304 tbi-handle = <&tbi1>;
305 sleep = <&pmc 0x30000000>;
306 fsl,magic-packet;
307
308 mdio@520 {
309 #address-cells = <1>;
310 #size-cells = <0>;
311 compatible = "fsl,gianfar-tbi";
312 reg = <0x520 0x20>;
313
314 tbi1: tbi-phy@11 {
315 reg = <0x11>;
316 device_type = "tbi-phy";
317 };
318 };
319 };
320
321 serial0: serial@4500 {
322 cell-index = <0>;
323 device_type = "serial";
324 compatible = "ns16550";
325 reg = <0x4500 0x100>;
326 clock-frequency = <0>;
327 interrupts = <9 0x8>;
328 interrupt-parent = <&ipic>;
329 };
330
331 serial1: serial@4600 {
332 cell-index = <1>;
333 device_type = "serial";
334 compatible = "ns16550";
335 reg = <0x4600 0x100>;
336 clock-frequency = <0>;
337 interrupts = <10 0x8>;
338 interrupt-parent = <&ipic>;
339 };
340
341 crypto@30000 {
342 compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
343 "fsl,sec2.1", "fsl,sec2.0";
344 reg = <0x30000 0x10000>;
345 interrupts = <11 0x8>;
346 interrupt-parent = <&ipic>;
347 fsl,num-channels = <4>;
348 fsl,channel-fifo-len = <24>;
349 fsl,exec-units-mask = <0x9fe>;
350 fsl,descriptor-types-mask = <0x3ab0ebf>;
351 sleep = <&pmc 0x03000000>;
352 };
353
354 sata@18000 {
355 compatible = "fsl,mpc8377-sata", "fsl,pq-sata";
356 reg = <0x18000 0x1000>;
357 interrupts = <44 0x8>;
358 interrupt-parent = <&ipic>;
359 sleep = <&pmc 0x000000c0>;
360 };
361
362 sata@19000 {
363 compatible = "fsl,mpc8377-sata", "fsl,pq-sata";
364 reg = <0x19000 0x1000>;
365 interrupts = <45 0x8>;
366 interrupt-parent = <&ipic>;
367 sleep = <&pmc 0x00000030>;
368 };
369
370 /* IPIC
371 * interrupts cell = <intr #, sense>
372 * sense values match linux IORESOURCE_IRQ_* defines:
373 * sense == 8: Level, low assertion
374 * sense == 2: Edge, high-to-low change
375 */
376 ipic: interrupt-controller@700 {
377 compatible = "fsl,ipic";
378 interrupt-controller;
379 #address-cells = <0>;
380 #interrupt-cells = <2>;
381 reg = <0x700 0x100>;
382 };
383
384 pmc: power@b00 {
385 compatible = "fsl,mpc8377-pmc", "fsl,mpc8349-pmc";
386 reg = <0xb00 0x100 0xa00 0x100>;
387 interrupts = <80 0x8>;
388 interrupt-parent = <&ipic>;
389 };
390 };
391
392 pci0: pci@e0008500 {
393 interrupt-map-mask = <0xf800 0 0 7>;
394 interrupt-map = <
395 /* IRQ5 = 21 = 0x15, IRQ6 = 0x16, IRQ7 = 23 = 0x17 */
396
397 /* IDSEL AD14 IRQ6 inta */
398 0x7000 0x0 0x0 0x1 &ipic 22 0x8
399
400 /* IDSEL AD15 IRQ5 inta, IRQ6 intb, IRQ7 intd */
401 0x7800 0x0 0x0 0x1 &ipic 21 0x8
402 0x7800 0x0 0x0 0x2 &ipic 22 0x8
403 0x7800 0x0 0x0 0x4 &ipic 23 0x8
404
405 /* IDSEL AD28 IRQ7 inta, IRQ5 intb IRQ6 intc*/
406 0xE000 0x0 0x0 0x1 &ipic 23 0x8
407 0xE000 0x0 0x0 0x2 &ipic 21 0x8
408 0xE000 0x0 0x0 0x3 &ipic 22 0x8>;
409 interrupt-parent = <&ipic>;
410 interrupts = <66 0x8>;
411 bus-range = <0 0>;
412 ranges = <0x02000000 0x0 0x90000000 0x90000000 0x0 0x10000000
413 0x42000000 0x0 0x80000000 0x80000000 0x0 0x10000000
414 0x01000000 0x0 0x00000000 0xe0300000 0x0 0x00100000>;
415 sleep = <&pmc 0x00010000>;
416 clock-frequency = <66666666>;
417 #interrupt-cells = <1>;
418 #size-cells = <2>;
419 #address-cells = <3>;
420 reg = <0xe0008500 0x100 /* internal registers */
421 0xe0008300 0x8>; /* config space access registers */
422 compatible = "fsl,mpc8349-pci";
423 device_type = "pci";
424 };
425
426 pci1: pcie@e0009000 {
427 #address-cells = <3>;
428 #size-cells = <2>;
429 #interrupt-cells = <1>;
430 device_type = "pci";
431 compatible = "fsl,mpc8377-pcie", "fsl,mpc8314-pcie";
432 reg = <0xe0009000 0x00001000>;
433 ranges = <0x02000000 0 0xa8000000 0xa8000000 0 0x10000000
434 0x01000000 0 0x00000000 0xb8000000 0 0x00800000>;
435 bus-range = <0 255>;
436 interrupt-map-mask = <0xf800 0 0 7>;
437 interrupt-map = <0 0 0 1 &ipic 1 8
438 0 0 0 2 &ipic 1 8
439 0 0 0 3 &ipic 1 8
440 0 0 0 4 &ipic 1 8>;
441 sleep = <&pmc 0x00300000>;
442 clock-frequency = <0>;
443
444 pcie@0 {
445 #address-cells = <3>;
446 #size-cells = <2>;
447 device_type = "pci";
448 reg = <0 0 0 0 0>;
449 ranges = <0x02000000 0 0xa8000000
450 0x02000000 0 0xa8000000
451 0 0x10000000
452 0x01000000 0 0x00000000
453 0x01000000 0 0x00000000
454 0 0x00800000>;
455 };
456 };
457
458 pci2: pcie@e000a000 {
459 #address-cells = <3>;
460 #size-cells = <2>;
461 #interrupt-cells = <1>;
462 device_type = "pci";
463 compatible = "fsl,mpc8377-pcie", "fsl,mpc8314-pcie";
464 reg = <0xe000a000 0x00001000>;
465 ranges = <0x02000000 0 0xc8000000 0xc8000000 0 0x10000000
466 0x01000000 0 0x00000000 0xd8000000 0 0x00800000>;
467 bus-range = <0 255>;
468 interrupt-map-mask = <0xf800 0 0 7>;
469 interrupt-map = <0 0 0 1 &ipic 2 8
470 0 0 0 2 &ipic 2 8
471 0 0 0 3 &ipic 2 8
472 0 0 0 4 &ipic 2 8>;
473 sleep = <&pmc 0x000c0000>;
474 clock-frequency = <0>;
475
476 pcie@0 {
477 #address-cells = <3>;
478 #size-cells = <2>;
479 device_type = "pci";
480 reg = <0 0 0 0 0>;
481 ranges = <0x02000000 0 0xc8000000
482 0x02000000 0 0xc8000000
483 0 0x10000000
484 0x01000000 0 0x00000000
485 0x01000000 0 0x00000000
486 0 0x00800000>;
487 };
488 };
489
490 leds {
491 compatible = "gpio-leds";
492
493 pwr {
494 gpios = <&mcu_pio 0 0>;
495 default-state = "on";
496 };
497
498 hdd {
499 gpios = <&mcu_pio 1 0>;
500 linux,default-trigger = "ide-disk";
501 };
502 };
503};