Loading...
1/* SPDX-License-Identifier: GPL-2.0+ */
2
3#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_ASPEED_SCU_IC_H_
4#define _DT_BINDINGS_INTERRUPT_CONTROLLER_ASPEED_SCU_IC_H_
5
6#define ASPEED_SCU_IC_VGA_CURSOR_CHANGE 0
7#define ASPEED_SCU_IC_VGA_SCRATCH_REG_CHANGE 1
8
9#define ASPEED_AST2500_SCU_IC_PCIE_RESET_LO_TO_HI 2
10#define ASPEED_AST2500_SCU_IC_PCIE_RESET_HI_TO_LO 3
11#define ASPEED_AST2500_SCU_IC_LPC_RESET_LO_TO_HI 4
12#define ASPEED_AST2500_SCU_IC_LPC_RESET_HI_TO_LO 5
13#define ASPEED_AST2500_SCU_IC_ISSUE_MSI 6
14
15#define ASPEED_AST2600_SCU_IC0_PCIE_PERST_LO_TO_HI 2
16#define ASPEED_AST2600_SCU_IC0_PCIE_PERST_HI_TO_LO 3
17#define ASPEED_AST2600_SCU_IC0_PCIE_RCRST_LO_TO_HI 4
18#define ASPEED_AST2600_SCU_IC0_PCIE_RCRST_HI_TO_LO 5
19
20#define ASPEED_AST2600_SCU_IC1_LPC_RESET_LO_TO_HI 0
21#define ASPEED_AST2600_SCU_IC1_LPC_RESET_HI_TO_LO 1
22
23#endif /* _DT_BINDINGS_INTERRUPT_CONTROLLER_ASPEED_SCU_IC_H_ */
1/* SPDX-License-Identifier: GPL-2.0+ */
2
3#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_ASPEED_SCU_IC_H_
4#define _DT_BINDINGS_INTERRUPT_CONTROLLER_ASPEED_SCU_IC_H_
5
6#define ASPEED_SCU_IC_VGA_CURSOR_CHANGE 0
7#define ASPEED_SCU_IC_VGA_SCRATCH_REG_CHANGE 1
8
9#define ASPEED_AST2500_SCU_IC_PCIE_RESET_LO_TO_HI 2
10#define ASPEED_AST2500_SCU_IC_PCIE_RESET_HI_TO_LO 3
11#define ASPEED_AST2500_SCU_IC_LPC_RESET_LO_TO_HI 4
12#define ASPEED_AST2500_SCU_IC_LPC_RESET_HI_TO_LO 5
13#define ASPEED_AST2500_SCU_IC_ISSUE_MSI 6
14
15#define ASPEED_AST2600_SCU_IC0_PCIE_PERST_LO_TO_HI 2
16#define ASPEED_AST2600_SCU_IC0_PCIE_PERST_HI_TO_LO 3
17#define ASPEED_AST2600_SCU_IC0_PCIE_RCRST_LO_TO_HI 4
18#define ASPEED_AST2600_SCU_IC0_PCIE_RCRST_HI_TO_LO 5
19
20#define ASPEED_AST2600_SCU_IC1_LPC_RESET_LO_TO_HI 0
21#define ASPEED_AST2600_SCU_IC1_LPC_RESET_HI_TO_LO 1
22
23#endif /* _DT_BINDINGS_INTERRUPT_CONTROLLER_ASPEED_SCU_IC_H_ */