Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * (C) Copyright 2002-2004 Greg Kroah-Hartman <greg@kroah.com>
4 * (C) Copyright 2002-2004 IBM Corp.
5 * (C) Copyright 2003 Matthew Wilcox
6 * (C) Copyright 2003 Hewlett-Packard
7 * (C) Copyright 2004 Jon Smirl <jonsmirl@yahoo.com>
8 * (C) Copyright 2004 Silicon Graphics, Inc. Jesse Barnes <jbarnes@sgi.com>
9 *
10 * File attributes for PCI devices
11 *
12 * Modeled after usb's driverfs.c
13 */
14
15#include <linux/bitfield.h>
16#include <linux/kernel.h>
17#include <linux/sched.h>
18#include <linux/pci.h>
19#include <linux/stat.h>
20#include <linux/export.h>
21#include <linux/topology.h>
22#include <linux/mm.h>
23#include <linux/fs.h>
24#include <linux/capability.h>
25#include <linux/security.h>
26#include <linux/slab.h>
27#include <linux/vgaarb.h>
28#include <linux/pm_runtime.h>
29#include <linux/msi.h>
30#include <linux/of.h>
31#include <linux/aperture.h>
32#include "pci.h"
33
34#ifndef ARCH_PCI_DEV_GROUPS
35#define ARCH_PCI_DEV_GROUPS
36#endif
37
38static int sysfs_initialized; /* = 0 */
39
40/* show configuration fields */
41#define pci_config_attr(field, format_string) \
42static ssize_t \
43field##_show(struct device *dev, struct device_attribute *attr, char *buf) \
44{ \
45 struct pci_dev *pdev; \
46 \
47 pdev = to_pci_dev(dev); \
48 return sysfs_emit(buf, format_string, pdev->field); \
49} \
50static DEVICE_ATTR_RO(field)
51
52pci_config_attr(vendor, "0x%04x\n");
53pci_config_attr(device, "0x%04x\n");
54pci_config_attr(subsystem_vendor, "0x%04x\n");
55pci_config_attr(subsystem_device, "0x%04x\n");
56pci_config_attr(revision, "0x%02x\n");
57pci_config_attr(class, "0x%06x\n");
58
59static ssize_t irq_show(struct device *dev,
60 struct device_attribute *attr,
61 char *buf)
62{
63 struct pci_dev *pdev = to_pci_dev(dev);
64
65#ifdef CONFIG_PCI_MSI
66 /*
67 * For MSI, show the first MSI IRQ; for all other cases including
68 * MSI-X, show the legacy INTx IRQ.
69 */
70 if (pdev->msi_enabled)
71 return sysfs_emit(buf, "%u\n", pci_irq_vector(pdev, 0));
72#endif
73
74 return sysfs_emit(buf, "%u\n", pdev->irq);
75}
76static DEVICE_ATTR_RO(irq);
77
78static ssize_t broken_parity_status_show(struct device *dev,
79 struct device_attribute *attr,
80 char *buf)
81{
82 struct pci_dev *pdev = to_pci_dev(dev);
83 return sysfs_emit(buf, "%u\n", pdev->broken_parity_status);
84}
85
86static ssize_t broken_parity_status_store(struct device *dev,
87 struct device_attribute *attr,
88 const char *buf, size_t count)
89{
90 struct pci_dev *pdev = to_pci_dev(dev);
91 unsigned long val;
92
93 if (kstrtoul(buf, 0, &val) < 0)
94 return -EINVAL;
95
96 pdev->broken_parity_status = !!val;
97
98 return count;
99}
100static DEVICE_ATTR_RW(broken_parity_status);
101
102static ssize_t pci_dev_show_local_cpu(struct device *dev, bool list,
103 struct device_attribute *attr, char *buf)
104{
105 const struct cpumask *mask;
106
107#ifdef CONFIG_NUMA
108 if (dev_to_node(dev) == NUMA_NO_NODE)
109 mask = cpu_online_mask;
110 else
111 mask = cpumask_of_node(dev_to_node(dev));
112#else
113 mask = cpumask_of_pcibus(to_pci_dev(dev)->bus);
114#endif
115 return cpumap_print_to_pagebuf(list, buf, mask);
116}
117
118static ssize_t local_cpus_show(struct device *dev,
119 struct device_attribute *attr, char *buf)
120{
121 return pci_dev_show_local_cpu(dev, false, attr, buf);
122}
123static DEVICE_ATTR_RO(local_cpus);
124
125static ssize_t local_cpulist_show(struct device *dev,
126 struct device_attribute *attr, char *buf)
127{
128 return pci_dev_show_local_cpu(dev, true, attr, buf);
129}
130static DEVICE_ATTR_RO(local_cpulist);
131
132/*
133 * PCI Bus Class Devices
134 */
135static ssize_t cpuaffinity_show(struct device *dev,
136 struct device_attribute *attr, char *buf)
137{
138 const struct cpumask *cpumask = cpumask_of_pcibus(to_pci_bus(dev));
139
140 return cpumap_print_to_pagebuf(false, buf, cpumask);
141}
142static DEVICE_ATTR_RO(cpuaffinity);
143
144static ssize_t cpulistaffinity_show(struct device *dev,
145 struct device_attribute *attr, char *buf)
146{
147 const struct cpumask *cpumask = cpumask_of_pcibus(to_pci_bus(dev));
148
149 return cpumap_print_to_pagebuf(true, buf, cpumask);
150}
151static DEVICE_ATTR_RO(cpulistaffinity);
152
153static ssize_t power_state_show(struct device *dev,
154 struct device_attribute *attr, char *buf)
155{
156 struct pci_dev *pdev = to_pci_dev(dev);
157
158 return sysfs_emit(buf, "%s\n", pci_power_name(pdev->current_state));
159}
160static DEVICE_ATTR_RO(power_state);
161
162/* show resources */
163static ssize_t resource_show(struct device *dev, struct device_attribute *attr,
164 char *buf)
165{
166 struct pci_dev *pci_dev = to_pci_dev(dev);
167 int i;
168 int max;
169 resource_size_t start, end;
170 size_t len = 0;
171
172 if (pci_dev->subordinate)
173 max = DEVICE_COUNT_RESOURCE;
174 else
175 max = PCI_BRIDGE_RESOURCES;
176
177 for (i = 0; i < max; i++) {
178 struct resource *res = &pci_dev->resource[i];
179 pci_resource_to_user(pci_dev, i, res, &start, &end);
180 len += sysfs_emit_at(buf, len, "0x%016llx 0x%016llx 0x%016llx\n",
181 (unsigned long long)start,
182 (unsigned long long)end,
183 (unsigned long long)res->flags);
184 }
185 return len;
186}
187static DEVICE_ATTR_RO(resource);
188
189static ssize_t max_link_speed_show(struct device *dev,
190 struct device_attribute *attr, char *buf)
191{
192 struct pci_dev *pdev = to_pci_dev(dev);
193
194 return sysfs_emit(buf, "%s\n",
195 pci_speed_string(pcie_get_speed_cap(pdev)));
196}
197static DEVICE_ATTR_RO(max_link_speed);
198
199static ssize_t max_link_width_show(struct device *dev,
200 struct device_attribute *attr, char *buf)
201{
202 struct pci_dev *pdev = to_pci_dev(dev);
203
204 return sysfs_emit(buf, "%u\n", pcie_get_width_cap(pdev));
205}
206static DEVICE_ATTR_RO(max_link_width);
207
208static ssize_t current_link_speed_show(struct device *dev,
209 struct device_attribute *attr, char *buf)
210{
211 struct pci_dev *pci_dev = to_pci_dev(dev);
212 u16 linkstat;
213 int err;
214 enum pci_bus_speed speed;
215
216 err = pcie_capability_read_word(pci_dev, PCI_EXP_LNKSTA, &linkstat);
217 if (err)
218 return -EINVAL;
219
220 speed = pcie_link_speed[linkstat & PCI_EXP_LNKSTA_CLS];
221
222 return sysfs_emit(buf, "%s\n", pci_speed_string(speed));
223}
224static DEVICE_ATTR_RO(current_link_speed);
225
226static ssize_t current_link_width_show(struct device *dev,
227 struct device_attribute *attr, char *buf)
228{
229 struct pci_dev *pci_dev = to_pci_dev(dev);
230 u16 linkstat;
231 int err;
232
233 err = pcie_capability_read_word(pci_dev, PCI_EXP_LNKSTA, &linkstat);
234 if (err)
235 return -EINVAL;
236
237 return sysfs_emit(buf, "%u\n", FIELD_GET(PCI_EXP_LNKSTA_NLW, linkstat));
238}
239static DEVICE_ATTR_RO(current_link_width);
240
241static ssize_t secondary_bus_number_show(struct device *dev,
242 struct device_attribute *attr,
243 char *buf)
244{
245 struct pci_dev *pci_dev = to_pci_dev(dev);
246 u8 sec_bus;
247 int err;
248
249 err = pci_read_config_byte(pci_dev, PCI_SECONDARY_BUS, &sec_bus);
250 if (err)
251 return -EINVAL;
252
253 return sysfs_emit(buf, "%u\n", sec_bus);
254}
255static DEVICE_ATTR_RO(secondary_bus_number);
256
257static ssize_t subordinate_bus_number_show(struct device *dev,
258 struct device_attribute *attr,
259 char *buf)
260{
261 struct pci_dev *pci_dev = to_pci_dev(dev);
262 u8 sub_bus;
263 int err;
264
265 err = pci_read_config_byte(pci_dev, PCI_SUBORDINATE_BUS, &sub_bus);
266 if (err)
267 return -EINVAL;
268
269 return sysfs_emit(buf, "%u\n", sub_bus);
270}
271static DEVICE_ATTR_RO(subordinate_bus_number);
272
273static ssize_t ari_enabled_show(struct device *dev,
274 struct device_attribute *attr,
275 char *buf)
276{
277 struct pci_dev *pci_dev = to_pci_dev(dev);
278
279 return sysfs_emit(buf, "%u\n", pci_ari_enabled(pci_dev->bus));
280}
281static DEVICE_ATTR_RO(ari_enabled);
282
283static ssize_t modalias_show(struct device *dev, struct device_attribute *attr,
284 char *buf)
285{
286 struct pci_dev *pci_dev = to_pci_dev(dev);
287
288 return sysfs_emit(buf, "pci:v%08Xd%08Xsv%08Xsd%08Xbc%02Xsc%02Xi%02X\n",
289 pci_dev->vendor, pci_dev->device,
290 pci_dev->subsystem_vendor, pci_dev->subsystem_device,
291 (u8)(pci_dev->class >> 16), (u8)(pci_dev->class >> 8),
292 (u8)(pci_dev->class));
293}
294static DEVICE_ATTR_RO(modalias);
295
296static ssize_t enable_store(struct device *dev, struct device_attribute *attr,
297 const char *buf, size_t count)
298{
299 struct pci_dev *pdev = to_pci_dev(dev);
300 unsigned long val;
301 ssize_t result = 0;
302
303 /* this can crash the machine when done on the "wrong" device */
304 if (!capable(CAP_SYS_ADMIN))
305 return -EPERM;
306
307 if (kstrtoul(buf, 0, &val) < 0)
308 return -EINVAL;
309
310 device_lock(dev);
311 if (dev->driver)
312 result = -EBUSY;
313 else if (val)
314 result = pci_enable_device(pdev);
315 else if (pci_is_enabled(pdev))
316 pci_disable_device(pdev);
317 else
318 result = -EIO;
319 device_unlock(dev);
320
321 return result < 0 ? result : count;
322}
323
324static ssize_t enable_show(struct device *dev, struct device_attribute *attr,
325 char *buf)
326{
327 struct pci_dev *pdev;
328
329 pdev = to_pci_dev(dev);
330 return sysfs_emit(buf, "%u\n", atomic_read(&pdev->enable_cnt));
331}
332static DEVICE_ATTR_RW(enable);
333
334#ifdef CONFIG_NUMA
335static ssize_t numa_node_store(struct device *dev,
336 struct device_attribute *attr, const char *buf,
337 size_t count)
338{
339 struct pci_dev *pdev = to_pci_dev(dev);
340 int node;
341
342 if (!capable(CAP_SYS_ADMIN))
343 return -EPERM;
344
345 if (kstrtoint(buf, 0, &node) < 0)
346 return -EINVAL;
347
348 if ((node < 0 && node != NUMA_NO_NODE) || node >= MAX_NUMNODES)
349 return -EINVAL;
350
351 if (node != NUMA_NO_NODE && !node_online(node))
352 return -EINVAL;
353
354 add_taint(TAINT_FIRMWARE_WORKAROUND, LOCKDEP_STILL_OK);
355 pci_alert(pdev, FW_BUG "Overriding NUMA node to %d. Contact your vendor for updates.",
356 node);
357
358 dev->numa_node = node;
359 return count;
360}
361
362static ssize_t numa_node_show(struct device *dev, struct device_attribute *attr,
363 char *buf)
364{
365 return sysfs_emit(buf, "%d\n", dev->numa_node);
366}
367static DEVICE_ATTR_RW(numa_node);
368#endif
369
370static ssize_t dma_mask_bits_show(struct device *dev,
371 struct device_attribute *attr, char *buf)
372{
373 struct pci_dev *pdev = to_pci_dev(dev);
374
375 return sysfs_emit(buf, "%d\n", fls64(pdev->dma_mask));
376}
377static DEVICE_ATTR_RO(dma_mask_bits);
378
379static ssize_t consistent_dma_mask_bits_show(struct device *dev,
380 struct device_attribute *attr,
381 char *buf)
382{
383 return sysfs_emit(buf, "%d\n", fls64(dev->coherent_dma_mask));
384}
385static DEVICE_ATTR_RO(consistent_dma_mask_bits);
386
387static ssize_t msi_bus_show(struct device *dev, struct device_attribute *attr,
388 char *buf)
389{
390 struct pci_dev *pdev = to_pci_dev(dev);
391 struct pci_bus *subordinate = pdev->subordinate;
392
393 return sysfs_emit(buf, "%u\n", subordinate ?
394 !(subordinate->bus_flags & PCI_BUS_FLAGS_NO_MSI)
395 : !pdev->no_msi);
396}
397
398static ssize_t msi_bus_store(struct device *dev, struct device_attribute *attr,
399 const char *buf, size_t count)
400{
401 struct pci_dev *pdev = to_pci_dev(dev);
402 struct pci_bus *subordinate = pdev->subordinate;
403 unsigned long val;
404
405 if (!capable(CAP_SYS_ADMIN))
406 return -EPERM;
407
408 if (kstrtoul(buf, 0, &val) < 0)
409 return -EINVAL;
410
411 /*
412 * "no_msi" and "bus_flags" only affect what happens when a driver
413 * requests MSI or MSI-X. They don't affect any drivers that have
414 * already requested MSI or MSI-X.
415 */
416 if (!subordinate) {
417 pdev->no_msi = !val;
418 pci_info(pdev, "MSI/MSI-X %s for future drivers\n",
419 val ? "allowed" : "disallowed");
420 return count;
421 }
422
423 if (val)
424 subordinate->bus_flags &= ~PCI_BUS_FLAGS_NO_MSI;
425 else
426 subordinate->bus_flags |= PCI_BUS_FLAGS_NO_MSI;
427
428 dev_info(&subordinate->dev, "MSI/MSI-X %s for future drivers of devices on this bus\n",
429 val ? "allowed" : "disallowed");
430 return count;
431}
432static DEVICE_ATTR_RW(msi_bus);
433
434static ssize_t rescan_store(const struct bus_type *bus, const char *buf, size_t count)
435{
436 unsigned long val;
437 struct pci_bus *b = NULL;
438
439 if (kstrtoul(buf, 0, &val) < 0)
440 return -EINVAL;
441
442 if (val) {
443 pci_lock_rescan_remove();
444 while ((b = pci_find_next_bus(b)) != NULL)
445 pci_rescan_bus(b);
446 pci_unlock_rescan_remove();
447 }
448 return count;
449}
450static BUS_ATTR_WO(rescan);
451
452static struct attribute *pci_bus_attrs[] = {
453 &bus_attr_rescan.attr,
454 NULL,
455};
456
457static const struct attribute_group pci_bus_group = {
458 .attrs = pci_bus_attrs,
459};
460
461const struct attribute_group *pci_bus_groups[] = {
462 &pci_bus_group,
463 NULL,
464};
465
466static ssize_t dev_rescan_store(struct device *dev,
467 struct device_attribute *attr, const char *buf,
468 size_t count)
469{
470 unsigned long val;
471 struct pci_dev *pdev = to_pci_dev(dev);
472
473 if (kstrtoul(buf, 0, &val) < 0)
474 return -EINVAL;
475
476 if (val) {
477 pci_lock_rescan_remove();
478 pci_rescan_bus(pdev->bus);
479 pci_unlock_rescan_remove();
480 }
481 return count;
482}
483static struct device_attribute dev_attr_dev_rescan = __ATTR(rescan, 0200, NULL,
484 dev_rescan_store);
485
486static ssize_t remove_store(struct device *dev, struct device_attribute *attr,
487 const char *buf, size_t count)
488{
489 unsigned long val;
490
491 if (kstrtoul(buf, 0, &val) < 0)
492 return -EINVAL;
493
494 if (val && device_remove_file_self(dev, attr))
495 pci_stop_and_remove_bus_device_locked(to_pci_dev(dev));
496 return count;
497}
498static DEVICE_ATTR_IGNORE_LOCKDEP(remove, 0220, NULL,
499 remove_store);
500
501static ssize_t bus_rescan_store(struct device *dev,
502 struct device_attribute *attr,
503 const char *buf, size_t count)
504{
505 unsigned long val;
506 struct pci_bus *bus = to_pci_bus(dev);
507
508 if (kstrtoul(buf, 0, &val) < 0)
509 return -EINVAL;
510
511 if (val) {
512 pci_lock_rescan_remove();
513 if (!pci_is_root_bus(bus) && list_empty(&bus->devices))
514 pci_rescan_bus_bridge_resize(bus->self);
515 else
516 pci_rescan_bus(bus);
517 pci_unlock_rescan_remove();
518 }
519 return count;
520}
521static struct device_attribute dev_attr_bus_rescan = __ATTR(rescan, 0200, NULL,
522 bus_rescan_store);
523
524static ssize_t reset_subordinate_store(struct device *dev,
525 struct device_attribute *attr,
526 const char *buf, size_t count)
527{
528 struct pci_dev *pdev = to_pci_dev(dev);
529 struct pci_bus *bus = pdev->subordinate;
530 unsigned long val;
531
532 if (!capable(CAP_SYS_ADMIN))
533 return -EPERM;
534
535 if (kstrtoul(buf, 0, &val) < 0)
536 return -EINVAL;
537
538 if (val) {
539 int ret = __pci_reset_bus(bus);
540
541 if (ret)
542 return ret;
543 }
544
545 return count;
546}
547static DEVICE_ATTR_WO(reset_subordinate);
548
549#if defined(CONFIG_PM) && defined(CONFIG_ACPI)
550static ssize_t d3cold_allowed_store(struct device *dev,
551 struct device_attribute *attr,
552 const char *buf, size_t count)
553{
554 struct pci_dev *pdev = to_pci_dev(dev);
555 unsigned long val;
556
557 if (kstrtoul(buf, 0, &val) < 0)
558 return -EINVAL;
559
560 pdev->d3cold_allowed = !!val;
561 pci_bridge_d3_update(pdev);
562
563 pm_runtime_resume(dev);
564
565 return count;
566}
567
568static ssize_t d3cold_allowed_show(struct device *dev,
569 struct device_attribute *attr, char *buf)
570{
571 struct pci_dev *pdev = to_pci_dev(dev);
572 return sysfs_emit(buf, "%u\n", pdev->d3cold_allowed);
573}
574static DEVICE_ATTR_RW(d3cold_allowed);
575#endif
576
577#ifdef CONFIG_OF
578static ssize_t devspec_show(struct device *dev,
579 struct device_attribute *attr, char *buf)
580{
581 struct pci_dev *pdev = to_pci_dev(dev);
582 struct device_node *np = pci_device_to_OF_node(pdev);
583
584 if (np == NULL)
585 return 0;
586 return sysfs_emit(buf, "%pOF\n", np);
587}
588static DEVICE_ATTR_RO(devspec);
589#endif
590
591static ssize_t driver_override_store(struct device *dev,
592 struct device_attribute *attr,
593 const char *buf, size_t count)
594{
595 struct pci_dev *pdev = to_pci_dev(dev);
596 int ret;
597
598 ret = driver_set_override(dev, &pdev->driver_override, buf, count);
599 if (ret)
600 return ret;
601
602 return count;
603}
604
605static ssize_t driver_override_show(struct device *dev,
606 struct device_attribute *attr, char *buf)
607{
608 struct pci_dev *pdev = to_pci_dev(dev);
609 ssize_t len;
610
611 device_lock(dev);
612 len = sysfs_emit(buf, "%s\n", pdev->driver_override);
613 device_unlock(dev);
614 return len;
615}
616static DEVICE_ATTR_RW(driver_override);
617
618static struct attribute *pci_dev_attrs[] = {
619 &dev_attr_power_state.attr,
620 &dev_attr_resource.attr,
621 &dev_attr_vendor.attr,
622 &dev_attr_device.attr,
623 &dev_attr_subsystem_vendor.attr,
624 &dev_attr_subsystem_device.attr,
625 &dev_attr_revision.attr,
626 &dev_attr_class.attr,
627 &dev_attr_irq.attr,
628 &dev_attr_local_cpus.attr,
629 &dev_attr_local_cpulist.attr,
630 &dev_attr_modalias.attr,
631#ifdef CONFIG_NUMA
632 &dev_attr_numa_node.attr,
633#endif
634 &dev_attr_dma_mask_bits.attr,
635 &dev_attr_consistent_dma_mask_bits.attr,
636 &dev_attr_enable.attr,
637 &dev_attr_broken_parity_status.attr,
638 &dev_attr_msi_bus.attr,
639#if defined(CONFIG_PM) && defined(CONFIG_ACPI)
640 &dev_attr_d3cold_allowed.attr,
641#endif
642#ifdef CONFIG_OF
643 &dev_attr_devspec.attr,
644#endif
645 &dev_attr_driver_override.attr,
646 &dev_attr_ari_enabled.attr,
647 NULL,
648};
649
650static struct attribute *pci_bridge_attrs[] = {
651 &dev_attr_subordinate_bus_number.attr,
652 &dev_attr_secondary_bus_number.attr,
653 &dev_attr_reset_subordinate.attr,
654 NULL,
655};
656
657static struct attribute *pcie_dev_attrs[] = {
658 &dev_attr_current_link_speed.attr,
659 &dev_attr_current_link_width.attr,
660 &dev_attr_max_link_width.attr,
661 &dev_attr_max_link_speed.attr,
662 NULL,
663};
664
665static struct attribute *pcibus_attrs[] = {
666 &dev_attr_bus_rescan.attr,
667 &dev_attr_cpuaffinity.attr,
668 &dev_attr_cpulistaffinity.attr,
669 NULL,
670};
671
672static const struct attribute_group pcibus_group = {
673 .attrs = pcibus_attrs,
674};
675
676const struct attribute_group *pcibus_groups[] = {
677 &pcibus_group,
678 NULL,
679};
680
681static ssize_t boot_vga_show(struct device *dev, struct device_attribute *attr,
682 char *buf)
683{
684 struct pci_dev *pdev = to_pci_dev(dev);
685 struct pci_dev *vga_dev = vga_default_device();
686
687 if (vga_dev)
688 return sysfs_emit(buf, "%u\n", (pdev == vga_dev));
689
690 return sysfs_emit(buf, "%u\n",
691 !!(pdev->resource[PCI_ROM_RESOURCE].flags &
692 IORESOURCE_ROM_SHADOW));
693}
694static DEVICE_ATTR_RO(boot_vga);
695
696static ssize_t pci_read_config(struct file *filp, struct kobject *kobj,
697 struct bin_attribute *bin_attr, char *buf,
698 loff_t off, size_t count)
699{
700 struct pci_dev *dev = to_pci_dev(kobj_to_dev(kobj));
701 unsigned int size = 64;
702 loff_t init_off = off;
703 u8 *data = (u8 *) buf;
704
705 /* Several chips lock up trying to read undefined config space */
706 if (file_ns_capable(filp, &init_user_ns, CAP_SYS_ADMIN))
707 size = dev->cfg_size;
708 else if (dev->hdr_type == PCI_HEADER_TYPE_CARDBUS)
709 size = 128;
710
711 if (off > size)
712 return 0;
713 if (off + count > size) {
714 size -= off;
715 count = size;
716 } else {
717 size = count;
718 }
719
720 pci_config_pm_runtime_get(dev);
721
722 if ((off & 1) && size) {
723 u8 val;
724 pci_user_read_config_byte(dev, off, &val);
725 data[off - init_off] = val;
726 off++;
727 size--;
728 }
729
730 if ((off & 3) && size > 2) {
731 u16 val;
732 pci_user_read_config_word(dev, off, &val);
733 data[off - init_off] = val & 0xff;
734 data[off - init_off + 1] = (val >> 8) & 0xff;
735 off += 2;
736 size -= 2;
737 }
738
739 while (size > 3) {
740 u32 val;
741 pci_user_read_config_dword(dev, off, &val);
742 data[off - init_off] = val & 0xff;
743 data[off - init_off + 1] = (val >> 8) & 0xff;
744 data[off - init_off + 2] = (val >> 16) & 0xff;
745 data[off - init_off + 3] = (val >> 24) & 0xff;
746 off += 4;
747 size -= 4;
748 cond_resched();
749 }
750
751 if (size >= 2) {
752 u16 val;
753 pci_user_read_config_word(dev, off, &val);
754 data[off - init_off] = val & 0xff;
755 data[off - init_off + 1] = (val >> 8) & 0xff;
756 off += 2;
757 size -= 2;
758 }
759
760 if (size > 0) {
761 u8 val;
762 pci_user_read_config_byte(dev, off, &val);
763 data[off - init_off] = val;
764 }
765
766 pci_config_pm_runtime_put(dev);
767
768 return count;
769}
770
771static ssize_t pci_write_config(struct file *filp, struct kobject *kobj,
772 struct bin_attribute *bin_attr, char *buf,
773 loff_t off, size_t count)
774{
775 struct pci_dev *dev = to_pci_dev(kobj_to_dev(kobj));
776 unsigned int size = count;
777 loff_t init_off = off;
778 u8 *data = (u8 *) buf;
779 int ret;
780
781 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
782 if (ret)
783 return ret;
784
785 if (resource_is_exclusive(&dev->driver_exclusive_resource, off,
786 count)) {
787 pci_warn_once(dev, "%s: Unexpected write to kernel-exclusive config offset %llx",
788 current->comm, off);
789 add_taint(TAINT_USER, LOCKDEP_STILL_OK);
790 }
791
792 if (off > dev->cfg_size)
793 return 0;
794 if (off + count > dev->cfg_size) {
795 size = dev->cfg_size - off;
796 count = size;
797 }
798
799 pci_config_pm_runtime_get(dev);
800
801 if ((off & 1) && size) {
802 pci_user_write_config_byte(dev, off, data[off - init_off]);
803 off++;
804 size--;
805 }
806
807 if ((off & 3) && size > 2) {
808 u16 val = data[off - init_off];
809 val |= (u16) data[off - init_off + 1] << 8;
810 pci_user_write_config_word(dev, off, val);
811 off += 2;
812 size -= 2;
813 }
814
815 while (size > 3) {
816 u32 val = data[off - init_off];
817 val |= (u32) data[off - init_off + 1] << 8;
818 val |= (u32) data[off - init_off + 2] << 16;
819 val |= (u32) data[off - init_off + 3] << 24;
820 pci_user_write_config_dword(dev, off, val);
821 off += 4;
822 size -= 4;
823 }
824
825 if (size >= 2) {
826 u16 val = data[off - init_off];
827 val |= (u16) data[off - init_off + 1] << 8;
828 pci_user_write_config_word(dev, off, val);
829 off += 2;
830 size -= 2;
831 }
832
833 if (size)
834 pci_user_write_config_byte(dev, off, data[off - init_off]);
835
836 pci_config_pm_runtime_put(dev);
837
838 return count;
839}
840static BIN_ATTR(config, 0644, pci_read_config, pci_write_config, 0);
841
842static struct bin_attribute *pci_dev_config_attrs[] = {
843 &bin_attr_config,
844 NULL,
845};
846
847static size_t pci_dev_config_attr_bin_size(struct kobject *kobj,
848 const struct bin_attribute *a,
849 int n)
850{
851 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
852
853 if (pdev->cfg_size > PCI_CFG_SPACE_SIZE)
854 return PCI_CFG_SPACE_EXP_SIZE;
855 return PCI_CFG_SPACE_SIZE;
856}
857
858static const struct attribute_group pci_dev_config_attr_group = {
859 .bin_attrs = pci_dev_config_attrs,
860 .bin_size = pci_dev_config_attr_bin_size,
861};
862
863/*
864 * llseek operation for mmappable PCI resources.
865 * May be left unused if the arch doesn't provide them.
866 */
867static __maybe_unused loff_t
868pci_llseek_resource(struct file *filep,
869 struct kobject *kobj __always_unused,
870 const struct bin_attribute *attr,
871 loff_t offset, int whence)
872{
873 return fixed_size_llseek(filep, offset, whence, attr->size);
874}
875
876#ifdef HAVE_PCI_LEGACY
877/**
878 * pci_read_legacy_io - read byte(s) from legacy I/O port space
879 * @filp: open sysfs file
880 * @kobj: kobject corresponding to file to read from
881 * @bin_attr: struct bin_attribute for this file
882 * @buf: buffer to store results
883 * @off: offset into legacy I/O port space
884 * @count: number of bytes to read
885 *
886 * Reads 1, 2, or 4 bytes from legacy I/O port space using an arch specific
887 * callback routine (pci_legacy_read).
888 */
889static ssize_t pci_read_legacy_io(struct file *filp, struct kobject *kobj,
890 struct bin_attribute *bin_attr, char *buf,
891 loff_t off, size_t count)
892{
893 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
894
895 /* Only support 1, 2 or 4 byte accesses */
896 if (count != 1 && count != 2 && count != 4)
897 return -EINVAL;
898
899 return pci_legacy_read(bus, off, (u32 *)buf, count);
900}
901
902/**
903 * pci_write_legacy_io - write byte(s) to legacy I/O port space
904 * @filp: open sysfs file
905 * @kobj: kobject corresponding to file to read from
906 * @bin_attr: struct bin_attribute for this file
907 * @buf: buffer containing value to be written
908 * @off: offset into legacy I/O port space
909 * @count: number of bytes to write
910 *
911 * Writes 1, 2, or 4 bytes from legacy I/O port space using an arch specific
912 * callback routine (pci_legacy_write).
913 */
914static ssize_t pci_write_legacy_io(struct file *filp, struct kobject *kobj,
915 struct bin_attribute *bin_attr, char *buf,
916 loff_t off, size_t count)
917{
918 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
919
920 /* Only support 1, 2 or 4 byte accesses */
921 if (count != 1 && count != 2 && count != 4)
922 return -EINVAL;
923
924 return pci_legacy_write(bus, off, *(u32 *)buf, count);
925}
926
927/**
928 * pci_mmap_legacy_mem - map legacy PCI memory into user memory space
929 * @filp: open sysfs file
930 * @kobj: kobject corresponding to device to be mapped
931 * @attr: struct bin_attribute for this file
932 * @vma: struct vm_area_struct passed to mmap
933 *
934 * Uses an arch specific callback, pci_mmap_legacy_mem_page_range, to mmap
935 * legacy memory space (first meg of bus space) into application virtual
936 * memory space.
937 */
938static int pci_mmap_legacy_mem(struct file *filp, struct kobject *kobj,
939 const struct bin_attribute *attr,
940 struct vm_area_struct *vma)
941{
942 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
943
944 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_mem);
945}
946
947/**
948 * pci_mmap_legacy_io - map legacy PCI IO into user memory space
949 * @filp: open sysfs file
950 * @kobj: kobject corresponding to device to be mapped
951 * @attr: struct bin_attribute for this file
952 * @vma: struct vm_area_struct passed to mmap
953 *
954 * Uses an arch specific callback, pci_mmap_legacy_io_page_range, to mmap
955 * legacy IO space (first meg of bus space) into application virtual
956 * memory space. Returns -ENOSYS if the operation isn't supported
957 */
958static int pci_mmap_legacy_io(struct file *filp, struct kobject *kobj,
959 const struct bin_attribute *attr,
960 struct vm_area_struct *vma)
961{
962 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
963
964 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_io);
965}
966
967/**
968 * pci_adjust_legacy_attr - adjustment of legacy file attributes
969 * @b: bus to create files under
970 * @mmap_type: I/O port or memory
971 *
972 * Stub implementation. Can be overridden by arch if necessary.
973 */
974void __weak pci_adjust_legacy_attr(struct pci_bus *b,
975 enum pci_mmap_state mmap_type)
976{
977}
978
979/**
980 * pci_create_legacy_files - create legacy I/O port and memory files
981 * @b: bus to create files under
982 *
983 * Some platforms allow access to legacy I/O port and ISA memory space on
984 * a per-bus basis. This routine creates the files and ties them into
985 * their associated read, write and mmap files from pci-sysfs.c
986 *
987 * On error unwind, but don't propagate the error to the caller
988 * as it is ok to set up the PCI bus without these files.
989 */
990void pci_create_legacy_files(struct pci_bus *b)
991{
992 int error;
993
994 if (!sysfs_initialized)
995 return;
996
997 b->legacy_io = kcalloc(2, sizeof(struct bin_attribute),
998 GFP_ATOMIC);
999 if (!b->legacy_io)
1000 goto kzalloc_err;
1001
1002 sysfs_bin_attr_init(b->legacy_io);
1003 b->legacy_io->attr.name = "legacy_io";
1004 b->legacy_io->size = 0xffff;
1005 b->legacy_io->attr.mode = 0600;
1006 b->legacy_io->read = pci_read_legacy_io;
1007 b->legacy_io->write = pci_write_legacy_io;
1008 /* See pci_create_attr() for motivation */
1009 b->legacy_io->llseek = pci_llseek_resource;
1010 b->legacy_io->mmap = pci_mmap_legacy_io;
1011 b->legacy_io->f_mapping = iomem_get_mapping;
1012 pci_adjust_legacy_attr(b, pci_mmap_io);
1013 error = device_create_bin_file(&b->dev, b->legacy_io);
1014 if (error)
1015 goto legacy_io_err;
1016
1017 /* Allocated above after the legacy_io struct */
1018 b->legacy_mem = b->legacy_io + 1;
1019 sysfs_bin_attr_init(b->legacy_mem);
1020 b->legacy_mem->attr.name = "legacy_mem";
1021 b->legacy_mem->size = 1024*1024;
1022 b->legacy_mem->attr.mode = 0600;
1023 b->legacy_mem->mmap = pci_mmap_legacy_mem;
1024 /* See pci_create_attr() for motivation */
1025 b->legacy_mem->llseek = pci_llseek_resource;
1026 b->legacy_mem->f_mapping = iomem_get_mapping;
1027 pci_adjust_legacy_attr(b, pci_mmap_mem);
1028 error = device_create_bin_file(&b->dev, b->legacy_mem);
1029 if (error)
1030 goto legacy_mem_err;
1031
1032 return;
1033
1034legacy_mem_err:
1035 device_remove_bin_file(&b->dev, b->legacy_io);
1036legacy_io_err:
1037 kfree(b->legacy_io);
1038 b->legacy_io = NULL;
1039kzalloc_err:
1040 dev_warn(&b->dev, "could not create legacy I/O port and ISA memory resources in sysfs\n");
1041}
1042
1043void pci_remove_legacy_files(struct pci_bus *b)
1044{
1045 if (b->legacy_io) {
1046 device_remove_bin_file(&b->dev, b->legacy_io);
1047 device_remove_bin_file(&b->dev, b->legacy_mem);
1048 kfree(b->legacy_io); /* both are allocated here */
1049 }
1050}
1051#endif /* HAVE_PCI_LEGACY */
1052
1053#if defined(HAVE_PCI_MMAP) || defined(ARCH_GENERIC_PCI_MMAP_RESOURCE)
1054/**
1055 * pci_mmap_resource - map a PCI resource into user memory space
1056 * @kobj: kobject for mapping
1057 * @attr: struct bin_attribute for the file being mapped
1058 * @vma: struct vm_area_struct passed into the mmap
1059 * @write_combine: 1 for write_combine mapping
1060 *
1061 * Use the regular PCI mapping routines to map a PCI resource into userspace.
1062 */
1063static int pci_mmap_resource(struct kobject *kobj, const struct bin_attribute *attr,
1064 struct vm_area_struct *vma, int write_combine)
1065{
1066 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1067 int bar = (unsigned long)attr->private;
1068 enum pci_mmap_state mmap_type;
1069 struct resource *res = &pdev->resource[bar];
1070 int ret;
1071
1072 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
1073 if (ret)
1074 return ret;
1075
1076 if (res->flags & IORESOURCE_MEM && iomem_is_exclusive(res->start))
1077 return -EINVAL;
1078
1079 if (!pci_mmap_fits(pdev, bar, vma, PCI_MMAP_SYSFS))
1080 return -EINVAL;
1081
1082 mmap_type = res->flags & IORESOURCE_MEM ? pci_mmap_mem : pci_mmap_io;
1083
1084 return pci_mmap_resource_range(pdev, bar, vma, mmap_type, write_combine);
1085}
1086
1087static int pci_mmap_resource_uc(struct file *filp, struct kobject *kobj,
1088 const struct bin_attribute *attr,
1089 struct vm_area_struct *vma)
1090{
1091 return pci_mmap_resource(kobj, attr, vma, 0);
1092}
1093
1094static int pci_mmap_resource_wc(struct file *filp, struct kobject *kobj,
1095 const struct bin_attribute *attr,
1096 struct vm_area_struct *vma)
1097{
1098 return pci_mmap_resource(kobj, attr, vma, 1);
1099}
1100
1101static ssize_t pci_resource_io(struct file *filp, struct kobject *kobj,
1102 struct bin_attribute *attr, char *buf,
1103 loff_t off, size_t count, bool write)
1104{
1105#ifdef CONFIG_HAS_IOPORT
1106 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1107 int bar = (unsigned long)attr->private;
1108 unsigned long port = off;
1109
1110 port += pci_resource_start(pdev, bar);
1111
1112 if (port > pci_resource_end(pdev, bar))
1113 return 0;
1114
1115 if (port + count - 1 > pci_resource_end(pdev, bar))
1116 return -EINVAL;
1117
1118 switch (count) {
1119 case 1:
1120 if (write)
1121 outb(*(u8 *)buf, port);
1122 else
1123 *(u8 *)buf = inb(port);
1124 return 1;
1125 case 2:
1126 if (write)
1127 outw(*(u16 *)buf, port);
1128 else
1129 *(u16 *)buf = inw(port);
1130 return 2;
1131 case 4:
1132 if (write)
1133 outl(*(u32 *)buf, port);
1134 else
1135 *(u32 *)buf = inl(port);
1136 return 4;
1137 }
1138 return -EINVAL;
1139#else
1140 return -ENXIO;
1141#endif
1142}
1143
1144static ssize_t pci_read_resource_io(struct file *filp, struct kobject *kobj,
1145 struct bin_attribute *attr, char *buf,
1146 loff_t off, size_t count)
1147{
1148 return pci_resource_io(filp, kobj, attr, buf, off, count, false);
1149}
1150
1151static ssize_t pci_write_resource_io(struct file *filp, struct kobject *kobj,
1152 struct bin_attribute *attr, char *buf,
1153 loff_t off, size_t count)
1154{
1155 int ret;
1156
1157 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
1158 if (ret)
1159 return ret;
1160
1161 return pci_resource_io(filp, kobj, attr, buf, off, count, true);
1162}
1163
1164/**
1165 * pci_remove_resource_files - cleanup resource files
1166 * @pdev: dev to cleanup
1167 *
1168 * If we created resource files for @pdev, remove them from sysfs and
1169 * free their resources.
1170 */
1171static void pci_remove_resource_files(struct pci_dev *pdev)
1172{
1173 int i;
1174
1175 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1176 struct bin_attribute *res_attr;
1177
1178 res_attr = pdev->res_attr[i];
1179 if (res_attr) {
1180 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1181 kfree(res_attr);
1182 }
1183
1184 res_attr = pdev->res_attr_wc[i];
1185 if (res_attr) {
1186 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1187 kfree(res_attr);
1188 }
1189 }
1190}
1191
1192static int pci_create_attr(struct pci_dev *pdev, int num, int write_combine)
1193{
1194 /* allocate attribute structure, piggyback attribute name */
1195 int name_len = write_combine ? 13 : 10;
1196 struct bin_attribute *res_attr;
1197 char *res_attr_name;
1198 int retval;
1199
1200 res_attr = kzalloc(sizeof(*res_attr) + name_len, GFP_ATOMIC);
1201 if (!res_attr)
1202 return -ENOMEM;
1203
1204 res_attr_name = (char *)(res_attr + 1);
1205
1206 sysfs_bin_attr_init(res_attr);
1207 if (write_combine) {
1208 sprintf(res_attr_name, "resource%d_wc", num);
1209 res_attr->mmap = pci_mmap_resource_wc;
1210 } else {
1211 sprintf(res_attr_name, "resource%d", num);
1212 if (pci_resource_flags(pdev, num) & IORESOURCE_IO) {
1213 res_attr->read = pci_read_resource_io;
1214 res_attr->write = pci_write_resource_io;
1215 if (arch_can_pci_mmap_io())
1216 res_attr->mmap = pci_mmap_resource_uc;
1217 } else {
1218 res_attr->mmap = pci_mmap_resource_uc;
1219 }
1220 }
1221 if (res_attr->mmap) {
1222 res_attr->f_mapping = iomem_get_mapping;
1223 /*
1224 * generic_file_llseek() consults f_mapping->host to determine
1225 * the file size. As iomem_inode knows nothing about the
1226 * attribute, it's not going to work, so override it as well.
1227 */
1228 res_attr->llseek = pci_llseek_resource;
1229 }
1230 res_attr->attr.name = res_attr_name;
1231 res_attr->attr.mode = 0600;
1232 res_attr->size = pci_resource_len(pdev, num);
1233 res_attr->private = (void *)(unsigned long)num;
1234 retval = sysfs_create_bin_file(&pdev->dev.kobj, res_attr);
1235 if (retval) {
1236 kfree(res_attr);
1237 return retval;
1238 }
1239
1240 if (write_combine)
1241 pdev->res_attr_wc[num] = res_attr;
1242 else
1243 pdev->res_attr[num] = res_attr;
1244
1245 return 0;
1246}
1247
1248/**
1249 * pci_create_resource_files - create resource files in sysfs for @dev
1250 * @pdev: dev in question
1251 *
1252 * Walk the resources in @pdev creating files for each resource available.
1253 */
1254static int pci_create_resource_files(struct pci_dev *pdev)
1255{
1256 int i;
1257 int retval;
1258
1259 /* Expose the PCI resources from this device as files */
1260 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1261
1262 /* skip empty resources */
1263 if (!pci_resource_len(pdev, i))
1264 continue;
1265
1266 retval = pci_create_attr(pdev, i, 0);
1267 /* for prefetchable resources, create a WC mappable file */
1268 if (!retval && arch_can_pci_mmap_wc() &&
1269 pdev->resource[i].flags & IORESOURCE_PREFETCH)
1270 retval = pci_create_attr(pdev, i, 1);
1271 if (retval) {
1272 pci_remove_resource_files(pdev);
1273 return retval;
1274 }
1275 }
1276 return 0;
1277}
1278#else /* !(defined(HAVE_PCI_MMAP) || defined(ARCH_GENERIC_PCI_MMAP_RESOURCE)) */
1279int __weak pci_create_resource_files(struct pci_dev *dev) { return 0; }
1280void __weak pci_remove_resource_files(struct pci_dev *dev) { return; }
1281#endif
1282
1283/**
1284 * pci_write_rom - used to enable access to the PCI ROM display
1285 * @filp: sysfs file
1286 * @kobj: kernel object handle
1287 * @bin_attr: struct bin_attribute for this file
1288 * @buf: user input
1289 * @off: file offset
1290 * @count: number of byte in input
1291 *
1292 * writing anything except 0 enables it
1293 */
1294static ssize_t pci_write_rom(struct file *filp, struct kobject *kobj,
1295 struct bin_attribute *bin_attr, char *buf,
1296 loff_t off, size_t count)
1297{
1298 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1299
1300 if ((off == 0) && (*buf == '0') && (count == 2))
1301 pdev->rom_attr_enabled = 0;
1302 else
1303 pdev->rom_attr_enabled = 1;
1304
1305 return count;
1306}
1307
1308/**
1309 * pci_read_rom - read a PCI ROM
1310 * @filp: sysfs file
1311 * @kobj: kernel object handle
1312 * @bin_attr: struct bin_attribute for this file
1313 * @buf: where to put the data we read from the ROM
1314 * @off: file offset
1315 * @count: number of bytes to read
1316 *
1317 * Put @count bytes starting at @off into @buf from the ROM in the PCI
1318 * device corresponding to @kobj.
1319 */
1320static ssize_t pci_read_rom(struct file *filp, struct kobject *kobj,
1321 struct bin_attribute *bin_attr, char *buf,
1322 loff_t off, size_t count)
1323{
1324 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1325 void __iomem *rom;
1326 size_t size;
1327
1328 if (!pdev->rom_attr_enabled)
1329 return -EINVAL;
1330
1331 rom = pci_map_rom(pdev, &size); /* size starts out as PCI window size */
1332 if (!rom || !size)
1333 return -EIO;
1334
1335 if (off >= size)
1336 count = 0;
1337 else {
1338 if (off + count > size)
1339 count = size - off;
1340
1341 memcpy_fromio(buf, rom + off, count);
1342 }
1343 pci_unmap_rom(pdev, rom);
1344
1345 return count;
1346}
1347static BIN_ATTR(rom, 0600, pci_read_rom, pci_write_rom, 0);
1348
1349static struct bin_attribute *pci_dev_rom_attrs[] = {
1350 &bin_attr_rom,
1351 NULL,
1352};
1353
1354static umode_t pci_dev_rom_attr_is_visible(struct kobject *kobj,
1355 const struct bin_attribute *a, int n)
1356{
1357 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1358
1359 /* If the device has a ROM, try to expose it in sysfs. */
1360 if (!pci_resource_end(pdev, PCI_ROM_RESOURCE))
1361 return 0;
1362
1363 return a->attr.mode;
1364}
1365
1366static size_t pci_dev_rom_attr_bin_size(struct kobject *kobj,
1367 const struct bin_attribute *a, int n)
1368{
1369 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1370
1371 return pci_resource_len(pdev, PCI_ROM_RESOURCE);
1372}
1373
1374static const struct attribute_group pci_dev_rom_attr_group = {
1375 .bin_attrs = pci_dev_rom_attrs,
1376 .is_bin_visible = pci_dev_rom_attr_is_visible,
1377 .bin_size = pci_dev_rom_attr_bin_size,
1378};
1379
1380static ssize_t reset_store(struct device *dev, struct device_attribute *attr,
1381 const char *buf, size_t count)
1382{
1383 struct pci_dev *pdev = to_pci_dev(dev);
1384 unsigned long val;
1385 ssize_t result;
1386
1387 if (kstrtoul(buf, 0, &val) < 0)
1388 return -EINVAL;
1389
1390 if (val != 1)
1391 return -EINVAL;
1392
1393 pm_runtime_get_sync(dev);
1394 result = pci_reset_function(pdev);
1395 pm_runtime_put(dev);
1396 if (result < 0)
1397 return result;
1398
1399 return count;
1400}
1401static DEVICE_ATTR_WO(reset);
1402
1403static struct attribute *pci_dev_reset_attrs[] = {
1404 &dev_attr_reset.attr,
1405 NULL,
1406};
1407
1408static umode_t pci_dev_reset_attr_is_visible(struct kobject *kobj,
1409 struct attribute *a, int n)
1410{
1411 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1412
1413 if (!pci_reset_supported(pdev))
1414 return 0;
1415
1416 return a->mode;
1417}
1418
1419static const struct attribute_group pci_dev_reset_attr_group = {
1420 .attrs = pci_dev_reset_attrs,
1421 .is_visible = pci_dev_reset_attr_is_visible,
1422};
1423
1424static ssize_t __resource_resize_show(struct device *dev, int n, char *buf)
1425{
1426 struct pci_dev *pdev = to_pci_dev(dev);
1427 ssize_t ret;
1428
1429 pci_config_pm_runtime_get(pdev);
1430
1431 ret = sysfs_emit(buf, "%016llx\n",
1432 (u64)pci_rebar_get_possible_sizes(pdev, n));
1433
1434 pci_config_pm_runtime_put(pdev);
1435
1436 return ret;
1437}
1438
1439static ssize_t __resource_resize_store(struct device *dev, int n,
1440 const char *buf, size_t count)
1441{
1442 struct pci_dev *pdev = to_pci_dev(dev);
1443 unsigned long size, flags;
1444 int ret, i;
1445 u16 cmd;
1446
1447 if (kstrtoul(buf, 0, &size) < 0)
1448 return -EINVAL;
1449
1450 device_lock(dev);
1451 if (dev->driver) {
1452 ret = -EBUSY;
1453 goto unlock;
1454 }
1455
1456 pci_config_pm_runtime_get(pdev);
1457
1458 if ((pdev->class >> 8) == PCI_CLASS_DISPLAY_VGA) {
1459 ret = aperture_remove_conflicting_pci_devices(pdev,
1460 "resourceN_resize");
1461 if (ret)
1462 goto pm_put;
1463 }
1464
1465 pci_read_config_word(pdev, PCI_COMMAND, &cmd);
1466 pci_write_config_word(pdev, PCI_COMMAND,
1467 cmd & ~PCI_COMMAND_MEMORY);
1468
1469 flags = pci_resource_flags(pdev, n);
1470
1471 pci_remove_resource_files(pdev);
1472
1473 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1474 if (pci_resource_len(pdev, i) &&
1475 pci_resource_flags(pdev, i) == flags)
1476 pci_release_resource(pdev, i);
1477 }
1478
1479 ret = pci_resize_resource(pdev, n, size);
1480
1481 pci_assign_unassigned_bus_resources(pdev->bus);
1482
1483 if (pci_create_resource_files(pdev))
1484 pci_warn(pdev, "Failed to recreate resource files after BAR resizing\n");
1485
1486 pci_write_config_word(pdev, PCI_COMMAND, cmd);
1487pm_put:
1488 pci_config_pm_runtime_put(pdev);
1489unlock:
1490 device_unlock(dev);
1491
1492 return ret ? ret : count;
1493}
1494
1495#define pci_dev_resource_resize_attr(n) \
1496static ssize_t resource##n##_resize_show(struct device *dev, \
1497 struct device_attribute *attr, \
1498 char *buf) \
1499{ \
1500 return __resource_resize_show(dev, n, buf); \
1501} \
1502static ssize_t resource##n##_resize_store(struct device *dev, \
1503 struct device_attribute *attr,\
1504 const char *buf, size_t count)\
1505{ \
1506 return __resource_resize_store(dev, n, buf, count); \
1507} \
1508static DEVICE_ATTR_RW(resource##n##_resize)
1509
1510pci_dev_resource_resize_attr(0);
1511pci_dev_resource_resize_attr(1);
1512pci_dev_resource_resize_attr(2);
1513pci_dev_resource_resize_attr(3);
1514pci_dev_resource_resize_attr(4);
1515pci_dev_resource_resize_attr(5);
1516
1517static struct attribute *resource_resize_attrs[] = {
1518 &dev_attr_resource0_resize.attr,
1519 &dev_attr_resource1_resize.attr,
1520 &dev_attr_resource2_resize.attr,
1521 &dev_attr_resource3_resize.attr,
1522 &dev_attr_resource4_resize.attr,
1523 &dev_attr_resource5_resize.attr,
1524 NULL,
1525};
1526
1527static umode_t resource_resize_is_visible(struct kobject *kobj,
1528 struct attribute *a, int n)
1529{
1530 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1531
1532 return pci_rebar_get_current_size(pdev, n) < 0 ? 0 : a->mode;
1533}
1534
1535static const struct attribute_group pci_dev_resource_resize_group = {
1536 .attrs = resource_resize_attrs,
1537 .is_visible = resource_resize_is_visible,
1538};
1539
1540int __must_check pci_create_sysfs_dev_files(struct pci_dev *pdev)
1541{
1542 if (!sysfs_initialized)
1543 return -EACCES;
1544
1545 return pci_create_resource_files(pdev);
1546}
1547
1548/**
1549 * pci_remove_sysfs_dev_files - cleanup PCI specific sysfs files
1550 * @pdev: device whose entries we should free
1551 *
1552 * Cleanup when @pdev is removed from sysfs.
1553 */
1554void pci_remove_sysfs_dev_files(struct pci_dev *pdev)
1555{
1556 if (!sysfs_initialized)
1557 return;
1558
1559 pci_remove_resource_files(pdev);
1560}
1561
1562static int __init pci_sysfs_init(void)
1563{
1564 struct pci_dev *pdev = NULL;
1565 struct pci_bus *pbus = NULL;
1566 int retval;
1567
1568 sysfs_initialized = 1;
1569 for_each_pci_dev(pdev) {
1570 retval = pci_create_sysfs_dev_files(pdev);
1571 if (retval) {
1572 pci_dev_put(pdev);
1573 return retval;
1574 }
1575 }
1576
1577 while ((pbus = pci_find_next_bus(pbus)))
1578 pci_create_legacy_files(pbus);
1579
1580 return 0;
1581}
1582late_initcall(pci_sysfs_init);
1583
1584static struct attribute *pci_dev_dev_attrs[] = {
1585 &dev_attr_boot_vga.attr,
1586 NULL,
1587};
1588
1589static umode_t pci_dev_attrs_are_visible(struct kobject *kobj,
1590 struct attribute *a, int n)
1591{
1592 struct device *dev = kobj_to_dev(kobj);
1593 struct pci_dev *pdev = to_pci_dev(dev);
1594
1595 if (a == &dev_attr_boot_vga.attr && pci_is_vga(pdev))
1596 return a->mode;
1597
1598 return 0;
1599}
1600
1601static struct attribute *pci_dev_hp_attrs[] = {
1602 &dev_attr_remove.attr,
1603 &dev_attr_dev_rescan.attr,
1604 NULL,
1605};
1606
1607static umode_t pci_dev_hp_attrs_are_visible(struct kobject *kobj,
1608 struct attribute *a, int n)
1609{
1610 struct device *dev = kobj_to_dev(kobj);
1611 struct pci_dev *pdev = to_pci_dev(dev);
1612
1613 if (pdev->is_virtfn)
1614 return 0;
1615
1616 return a->mode;
1617}
1618
1619static umode_t pci_bridge_attrs_are_visible(struct kobject *kobj,
1620 struct attribute *a, int n)
1621{
1622 struct device *dev = kobj_to_dev(kobj);
1623 struct pci_dev *pdev = to_pci_dev(dev);
1624
1625 if (pci_is_bridge(pdev))
1626 return a->mode;
1627
1628 return 0;
1629}
1630
1631static umode_t pcie_dev_attrs_are_visible(struct kobject *kobj,
1632 struct attribute *a, int n)
1633{
1634 struct device *dev = kobj_to_dev(kobj);
1635 struct pci_dev *pdev = to_pci_dev(dev);
1636
1637 if (pci_is_pcie(pdev))
1638 return a->mode;
1639
1640 return 0;
1641}
1642
1643static const struct attribute_group pci_dev_group = {
1644 .attrs = pci_dev_attrs,
1645};
1646
1647const struct attribute_group *pci_dev_groups[] = {
1648 &pci_dev_group,
1649 &pci_dev_config_attr_group,
1650 &pci_dev_rom_attr_group,
1651 &pci_dev_reset_attr_group,
1652 &pci_dev_reset_method_attr_group,
1653 &pci_dev_vpd_attr_group,
1654#ifdef CONFIG_DMI
1655 &pci_dev_smbios_attr_group,
1656#endif
1657#ifdef CONFIG_ACPI
1658 &pci_dev_acpi_attr_group,
1659#endif
1660 &pci_dev_resource_resize_group,
1661 ARCH_PCI_DEV_GROUPS
1662 NULL,
1663};
1664
1665static const struct attribute_group pci_dev_hp_attr_group = {
1666 .attrs = pci_dev_hp_attrs,
1667 .is_visible = pci_dev_hp_attrs_are_visible,
1668};
1669
1670static const struct attribute_group pci_dev_attr_group = {
1671 .attrs = pci_dev_dev_attrs,
1672 .is_visible = pci_dev_attrs_are_visible,
1673};
1674
1675static const struct attribute_group pci_bridge_attr_group = {
1676 .attrs = pci_bridge_attrs,
1677 .is_visible = pci_bridge_attrs_are_visible,
1678};
1679
1680static const struct attribute_group pcie_dev_attr_group = {
1681 .attrs = pcie_dev_attrs,
1682 .is_visible = pcie_dev_attrs_are_visible,
1683};
1684
1685const struct attribute_group *pci_dev_attr_groups[] = {
1686 &pci_dev_attr_group,
1687 &pci_dev_hp_attr_group,
1688#ifdef CONFIG_PCI_IOV
1689 &sriov_pf_dev_attr_group,
1690 &sriov_vf_dev_attr_group,
1691#endif
1692 &pci_bridge_attr_group,
1693 &pcie_dev_attr_group,
1694#ifdef CONFIG_PCIEAER
1695 &aer_stats_attr_group,
1696#endif
1697#ifdef CONFIG_PCIEASPM
1698 &aspm_ctrl_attr_group,
1699#endif
1700 NULL,
1701};
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * (C) Copyright 2002-2004 Greg Kroah-Hartman <greg@kroah.com>
4 * (C) Copyright 2002-2004 IBM Corp.
5 * (C) Copyright 2003 Matthew Wilcox
6 * (C) Copyright 2003 Hewlett-Packard
7 * (C) Copyright 2004 Jon Smirl <jonsmirl@yahoo.com>
8 * (C) Copyright 2004 Silicon Graphics, Inc. Jesse Barnes <jbarnes@sgi.com>
9 *
10 * File attributes for PCI devices
11 *
12 * Modeled after usb's driverfs.c
13 */
14
15
16#include <linux/kernel.h>
17#include <linux/sched.h>
18#include <linux/pci.h>
19#include <linux/stat.h>
20#include <linux/export.h>
21#include <linux/topology.h>
22#include <linux/mm.h>
23#include <linux/fs.h>
24#include <linux/capability.h>
25#include <linux/security.h>
26#include <linux/slab.h>
27#include <linux/vgaarb.h>
28#include <linux/pm_runtime.h>
29#include <linux/of.h>
30#include "pci.h"
31
32static int sysfs_initialized; /* = 0 */
33
34/* show configuration fields */
35#define pci_config_attr(field, format_string) \
36static ssize_t \
37field##_show(struct device *dev, struct device_attribute *attr, char *buf) \
38{ \
39 struct pci_dev *pdev; \
40 \
41 pdev = to_pci_dev(dev); \
42 return sprintf(buf, format_string, pdev->field); \
43} \
44static DEVICE_ATTR_RO(field)
45
46pci_config_attr(vendor, "0x%04x\n");
47pci_config_attr(device, "0x%04x\n");
48pci_config_attr(subsystem_vendor, "0x%04x\n");
49pci_config_attr(subsystem_device, "0x%04x\n");
50pci_config_attr(revision, "0x%02x\n");
51pci_config_attr(class, "0x%06x\n");
52pci_config_attr(irq, "%u\n");
53
54static ssize_t broken_parity_status_show(struct device *dev,
55 struct device_attribute *attr,
56 char *buf)
57{
58 struct pci_dev *pdev = to_pci_dev(dev);
59 return sprintf(buf, "%u\n", pdev->broken_parity_status);
60}
61
62static ssize_t broken_parity_status_store(struct device *dev,
63 struct device_attribute *attr,
64 const char *buf, size_t count)
65{
66 struct pci_dev *pdev = to_pci_dev(dev);
67 unsigned long val;
68
69 if (kstrtoul(buf, 0, &val) < 0)
70 return -EINVAL;
71
72 pdev->broken_parity_status = !!val;
73
74 return count;
75}
76static DEVICE_ATTR_RW(broken_parity_status);
77
78static ssize_t pci_dev_show_local_cpu(struct device *dev, bool list,
79 struct device_attribute *attr, char *buf)
80{
81 const struct cpumask *mask;
82
83#ifdef CONFIG_NUMA
84 mask = (dev_to_node(dev) == -1) ? cpu_online_mask :
85 cpumask_of_node(dev_to_node(dev));
86#else
87 mask = cpumask_of_pcibus(to_pci_dev(dev)->bus);
88#endif
89 return cpumap_print_to_pagebuf(list, buf, mask);
90}
91
92static ssize_t local_cpus_show(struct device *dev,
93 struct device_attribute *attr, char *buf)
94{
95 return pci_dev_show_local_cpu(dev, false, attr, buf);
96}
97static DEVICE_ATTR_RO(local_cpus);
98
99static ssize_t local_cpulist_show(struct device *dev,
100 struct device_attribute *attr, char *buf)
101{
102 return pci_dev_show_local_cpu(dev, true, attr, buf);
103}
104static DEVICE_ATTR_RO(local_cpulist);
105
106/*
107 * PCI Bus Class Devices
108 */
109static ssize_t cpuaffinity_show(struct device *dev,
110 struct device_attribute *attr, char *buf)
111{
112 const struct cpumask *cpumask = cpumask_of_pcibus(to_pci_bus(dev));
113
114 return cpumap_print_to_pagebuf(false, buf, cpumask);
115}
116static DEVICE_ATTR_RO(cpuaffinity);
117
118static ssize_t cpulistaffinity_show(struct device *dev,
119 struct device_attribute *attr, char *buf)
120{
121 const struct cpumask *cpumask = cpumask_of_pcibus(to_pci_bus(dev));
122
123 return cpumap_print_to_pagebuf(true, buf, cpumask);
124}
125static DEVICE_ATTR_RO(cpulistaffinity);
126
127/* show resources */
128static ssize_t resource_show(struct device *dev, struct device_attribute *attr,
129 char *buf)
130{
131 struct pci_dev *pci_dev = to_pci_dev(dev);
132 char *str = buf;
133 int i;
134 int max;
135 resource_size_t start, end;
136
137 if (pci_dev->subordinate)
138 max = DEVICE_COUNT_RESOURCE;
139 else
140 max = PCI_BRIDGE_RESOURCES;
141
142 for (i = 0; i < max; i++) {
143 struct resource *res = &pci_dev->resource[i];
144 pci_resource_to_user(pci_dev, i, res, &start, &end);
145 str += sprintf(str, "0x%016llx 0x%016llx 0x%016llx\n",
146 (unsigned long long)start,
147 (unsigned long long)end,
148 (unsigned long long)res->flags);
149 }
150 return (str - buf);
151}
152static DEVICE_ATTR_RO(resource);
153
154static ssize_t max_link_speed_show(struct device *dev,
155 struct device_attribute *attr, char *buf)
156{
157 struct pci_dev *pdev = to_pci_dev(dev);
158
159 return sprintf(buf, "%s\n",
160 pci_speed_string(pcie_get_speed_cap(pdev)));
161}
162static DEVICE_ATTR_RO(max_link_speed);
163
164static ssize_t max_link_width_show(struct device *dev,
165 struct device_attribute *attr, char *buf)
166{
167 struct pci_dev *pdev = to_pci_dev(dev);
168
169 return sprintf(buf, "%u\n", pcie_get_width_cap(pdev));
170}
171static DEVICE_ATTR_RO(max_link_width);
172
173static ssize_t current_link_speed_show(struct device *dev,
174 struct device_attribute *attr, char *buf)
175{
176 struct pci_dev *pci_dev = to_pci_dev(dev);
177 u16 linkstat;
178 int err;
179 enum pci_bus_speed speed;
180
181 err = pcie_capability_read_word(pci_dev, PCI_EXP_LNKSTA, &linkstat);
182 if (err)
183 return -EINVAL;
184
185 speed = pcie_link_speed[linkstat & PCI_EXP_LNKSTA_CLS];
186
187 return sprintf(buf, "%s\n", pci_speed_string(speed));
188}
189static DEVICE_ATTR_RO(current_link_speed);
190
191static ssize_t current_link_width_show(struct device *dev,
192 struct device_attribute *attr, char *buf)
193{
194 struct pci_dev *pci_dev = to_pci_dev(dev);
195 u16 linkstat;
196 int err;
197
198 err = pcie_capability_read_word(pci_dev, PCI_EXP_LNKSTA, &linkstat);
199 if (err)
200 return -EINVAL;
201
202 return sprintf(buf, "%u\n",
203 (linkstat & PCI_EXP_LNKSTA_NLW) >> PCI_EXP_LNKSTA_NLW_SHIFT);
204}
205static DEVICE_ATTR_RO(current_link_width);
206
207static ssize_t secondary_bus_number_show(struct device *dev,
208 struct device_attribute *attr,
209 char *buf)
210{
211 struct pci_dev *pci_dev = to_pci_dev(dev);
212 u8 sec_bus;
213 int err;
214
215 err = pci_read_config_byte(pci_dev, PCI_SECONDARY_BUS, &sec_bus);
216 if (err)
217 return -EINVAL;
218
219 return sprintf(buf, "%u\n", sec_bus);
220}
221static DEVICE_ATTR_RO(secondary_bus_number);
222
223static ssize_t subordinate_bus_number_show(struct device *dev,
224 struct device_attribute *attr,
225 char *buf)
226{
227 struct pci_dev *pci_dev = to_pci_dev(dev);
228 u8 sub_bus;
229 int err;
230
231 err = pci_read_config_byte(pci_dev, PCI_SUBORDINATE_BUS, &sub_bus);
232 if (err)
233 return -EINVAL;
234
235 return sprintf(buf, "%u\n", sub_bus);
236}
237static DEVICE_ATTR_RO(subordinate_bus_number);
238
239static ssize_t ari_enabled_show(struct device *dev,
240 struct device_attribute *attr,
241 char *buf)
242{
243 struct pci_dev *pci_dev = to_pci_dev(dev);
244
245 return sprintf(buf, "%u\n", pci_ari_enabled(pci_dev->bus));
246}
247static DEVICE_ATTR_RO(ari_enabled);
248
249static ssize_t modalias_show(struct device *dev, struct device_attribute *attr,
250 char *buf)
251{
252 struct pci_dev *pci_dev = to_pci_dev(dev);
253
254 return sprintf(buf, "pci:v%08Xd%08Xsv%08Xsd%08Xbc%02Xsc%02Xi%02X\n",
255 pci_dev->vendor, pci_dev->device,
256 pci_dev->subsystem_vendor, pci_dev->subsystem_device,
257 (u8)(pci_dev->class >> 16), (u8)(pci_dev->class >> 8),
258 (u8)(pci_dev->class));
259}
260static DEVICE_ATTR_RO(modalias);
261
262static ssize_t enable_store(struct device *dev, struct device_attribute *attr,
263 const char *buf, size_t count)
264{
265 struct pci_dev *pdev = to_pci_dev(dev);
266 unsigned long val;
267 ssize_t result = kstrtoul(buf, 0, &val);
268
269 if (result < 0)
270 return result;
271
272 /* this can crash the machine when done on the "wrong" device */
273 if (!capable(CAP_SYS_ADMIN))
274 return -EPERM;
275
276 device_lock(dev);
277 if (dev->driver)
278 result = -EBUSY;
279 else if (val)
280 result = pci_enable_device(pdev);
281 else if (pci_is_enabled(pdev))
282 pci_disable_device(pdev);
283 else
284 result = -EIO;
285 device_unlock(dev);
286
287 return result < 0 ? result : count;
288}
289
290static ssize_t enable_show(struct device *dev, struct device_attribute *attr,
291 char *buf)
292{
293 struct pci_dev *pdev;
294
295 pdev = to_pci_dev(dev);
296 return sprintf(buf, "%u\n", atomic_read(&pdev->enable_cnt));
297}
298static DEVICE_ATTR_RW(enable);
299
300#ifdef CONFIG_NUMA
301static ssize_t numa_node_store(struct device *dev,
302 struct device_attribute *attr, const char *buf,
303 size_t count)
304{
305 struct pci_dev *pdev = to_pci_dev(dev);
306 int node, ret;
307
308 if (!capable(CAP_SYS_ADMIN))
309 return -EPERM;
310
311 ret = kstrtoint(buf, 0, &node);
312 if (ret)
313 return ret;
314
315 if ((node < 0 && node != NUMA_NO_NODE) || node >= MAX_NUMNODES)
316 return -EINVAL;
317
318 if (node != NUMA_NO_NODE && !node_online(node))
319 return -EINVAL;
320
321 add_taint(TAINT_FIRMWARE_WORKAROUND, LOCKDEP_STILL_OK);
322 pci_alert(pdev, FW_BUG "Overriding NUMA node to %d. Contact your vendor for updates.",
323 node);
324
325 dev->numa_node = node;
326 return count;
327}
328
329static ssize_t numa_node_show(struct device *dev, struct device_attribute *attr,
330 char *buf)
331{
332 return sprintf(buf, "%d\n", dev->numa_node);
333}
334static DEVICE_ATTR_RW(numa_node);
335#endif
336
337static ssize_t dma_mask_bits_show(struct device *dev,
338 struct device_attribute *attr, char *buf)
339{
340 struct pci_dev *pdev = to_pci_dev(dev);
341
342 return sprintf(buf, "%d\n", fls64(pdev->dma_mask));
343}
344static DEVICE_ATTR_RO(dma_mask_bits);
345
346static ssize_t consistent_dma_mask_bits_show(struct device *dev,
347 struct device_attribute *attr,
348 char *buf)
349{
350 return sprintf(buf, "%d\n", fls64(dev->coherent_dma_mask));
351}
352static DEVICE_ATTR_RO(consistent_dma_mask_bits);
353
354static ssize_t msi_bus_show(struct device *dev, struct device_attribute *attr,
355 char *buf)
356{
357 struct pci_dev *pdev = to_pci_dev(dev);
358 struct pci_bus *subordinate = pdev->subordinate;
359
360 return sprintf(buf, "%u\n", subordinate ?
361 !(subordinate->bus_flags & PCI_BUS_FLAGS_NO_MSI)
362 : !pdev->no_msi);
363}
364
365static ssize_t msi_bus_store(struct device *dev, struct device_attribute *attr,
366 const char *buf, size_t count)
367{
368 struct pci_dev *pdev = to_pci_dev(dev);
369 struct pci_bus *subordinate = pdev->subordinate;
370 unsigned long val;
371
372 if (kstrtoul(buf, 0, &val) < 0)
373 return -EINVAL;
374
375 if (!capable(CAP_SYS_ADMIN))
376 return -EPERM;
377
378 /*
379 * "no_msi" and "bus_flags" only affect what happens when a driver
380 * requests MSI or MSI-X. They don't affect any drivers that have
381 * already requested MSI or MSI-X.
382 */
383 if (!subordinate) {
384 pdev->no_msi = !val;
385 pci_info(pdev, "MSI/MSI-X %s for future drivers\n",
386 val ? "allowed" : "disallowed");
387 return count;
388 }
389
390 if (val)
391 subordinate->bus_flags &= ~PCI_BUS_FLAGS_NO_MSI;
392 else
393 subordinate->bus_flags |= PCI_BUS_FLAGS_NO_MSI;
394
395 dev_info(&subordinate->dev, "MSI/MSI-X %s for future drivers of devices on this bus\n",
396 val ? "allowed" : "disallowed");
397 return count;
398}
399static DEVICE_ATTR_RW(msi_bus);
400
401static ssize_t rescan_store(struct bus_type *bus, const char *buf, size_t count)
402{
403 unsigned long val;
404 struct pci_bus *b = NULL;
405
406 if (kstrtoul(buf, 0, &val) < 0)
407 return -EINVAL;
408
409 if (val) {
410 pci_lock_rescan_remove();
411 while ((b = pci_find_next_bus(b)) != NULL)
412 pci_rescan_bus(b);
413 pci_unlock_rescan_remove();
414 }
415 return count;
416}
417static BUS_ATTR_WO(rescan);
418
419static struct attribute *pci_bus_attrs[] = {
420 &bus_attr_rescan.attr,
421 NULL,
422};
423
424static const struct attribute_group pci_bus_group = {
425 .attrs = pci_bus_attrs,
426};
427
428const struct attribute_group *pci_bus_groups[] = {
429 &pci_bus_group,
430 NULL,
431};
432
433static ssize_t dev_rescan_store(struct device *dev,
434 struct device_attribute *attr, const char *buf,
435 size_t count)
436{
437 unsigned long val;
438 struct pci_dev *pdev = to_pci_dev(dev);
439
440 if (kstrtoul(buf, 0, &val) < 0)
441 return -EINVAL;
442
443 if (val) {
444 pci_lock_rescan_remove();
445 pci_rescan_bus(pdev->bus);
446 pci_unlock_rescan_remove();
447 }
448 return count;
449}
450static struct device_attribute dev_attr_dev_rescan = __ATTR(rescan, 0200, NULL,
451 dev_rescan_store);
452
453static ssize_t remove_store(struct device *dev, struct device_attribute *attr,
454 const char *buf, size_t count)
455{
456 unsigned long val;
457
458 if (kstrtoul(buf, 0, &val) < 0)
459 return -EINVAL;
460
461 if (val && device_remove_file_self(dev, attr))
462 pci_stop_and_remove_bus_device_locked(to_pci_dev(dev));
463 return count;
464}
465static DEVICE_ATTR_IGNORE_LOCKDEP(remove, 0220, NULL,
466 remove_store);
467
468static ssize_t bus_rescan_store(struct device *dev,
469 struct device_attribute *attr,
470 const char *buf, size_t count)
471{
472 unsigned long val;
473 struct pci_bus *bus = to_pci_bus(dev);
474
475 if (kstrtoul(buf, 0, &val) < 0)
476 return -EINVAL;
477
478 if (val) {
479 pci_lock_rescan_remove();
480 if (!pci_is_root_bus(bus) && list_empty(&bus->devices))
481 pci_rescan_bus_bridge_resize(bus->self);
482 else
483 pci_rescan_bus(bus);
484 pci_unlock_rescan_remove();
485 }
486 return count;
487}
488static struct device_attribute dev_attr_bus_rescan = __ATTR(rescan, 0200, NULL,
489 bus_rescan_store);
490
491#if defined(CONFIG_PM) && defined(CONFIG_ACPI)
492static ssize_t d3cold_allowed_store(struct device *dev,
493 struct device_attribute *attr,
494 const char *buf, size_t count)
495{
496 struct pci_dev *pdev = to_pci_dev(dev);
497 unsigned long val;
498
499 if (kstrtoul(buf, 0, &val) < 0)
500 return -EINVAL;
501
502 pdev->d3cold_allowed = !!val;
503 if (pdev->d3cold_allowed)
504 pci_d3cold_enable(pdev);
505 else
506 pci_d3cold_disable(pdev);
507
508 pm_runtime_resume(dev);
509
510 return count;
511}
512
513static ssize_t d3cold_allowed_show(struct device *dev,
514 struct device_attribute *attr, char *buf)
515{
516 struct pci_dev *pdev = to_pci_dev(dev);
517 return sprintf(buf, "%u\n", pdev->d3cold_allowed);
518}
519static DEVICE_ATTR_RW(d3cold_allowed);
520#endif
521
522#ifdef CONFIG_OF
523static ssize_t devspec_show(struct device *dev,
524 struct device_attribute *attr, char *buf)
525{
526 struct pci_dev *pdev = to_pci_dev(dev);
527 struct device_node *np = pci_device_to_OF_node(pdev);
528
529 if (np == NULL)
530 return 0;
531 return sprintf(buf, "%pOF", np);
532}
533static DEVICE_ATTR_RO(devspec);
534#endif
535
536static ssize_t driver_override_store(struct device *dev,
537 struct device_attribute *attr,
538 const char *buf, size_t count)
539{
540 struct pci_dev *pdev = to_pci_dev(dev);
541 char *driver_override, *old, *cp;
542
543 /* We need to keep extra room for a newline */
544 if (count >= (PAGE_SIZE - 1))
545 return -EINVAL;
546
547 driver_override = kstrndup(buf, count, GFP_KERNEL);
548 if (!driver_override)
549 return -ENOMEM;
550
551 cp = strchr(driver_override, '\n');
552 if (cp)
553 *cp = '\0';
554
555 device_lock(dev);
556 old = pdev->driver_override;
557 if (strlen(driver_override)) {
558 pdev->driver_override = driver_override;
559 } else {
560 kfree(driver_override);
561 pdev->driver_override = NULL;
562 }
563 device_unlock(dev);
564
565 kfree(old);
566
567 return count;
568}
569
570static ssize_t driver_override_show(struct device *dev,
571 struct device_attribute *attr, char *buf)
572{
573 struct pci_dev *pdev = to_pci_dev(dev);
574 ssize_t len;
575
576 device_lock(dev);
577 len = snprintf(buf, PAGE_SIZE, "%s\n", pdev->driver_override);
578 device_unlock(dev);
579 return len;
580}
581static DEVICE_ATTR_RW(driver_override);
582
583static struct attribute *pci_dev_attrs[] = {
584 &dev_attr_resource.attr,
585 &dev_attr_vendor.attr,
586 &dev_attr_device.attr,
587 &dev_attr_subsystem_vendor.attr,
588 &dev_attr_subsystem_device.attr,
589 &dev_attr_revision.attr,
590 &dev_attr_class.attr,
591 &dev_attr_irq.attr,
592 &dev_attr_local_cpus.attr,
593 &dev_attr_local_cpulist.attr,
594 &dev_attr_modalias.attr,
595#ifdef CONFIG_NUMA
596 &dev_attr_numa_node.attr,
597#endif
598 &dev_attr_dma_mask_bits.attr,
599 &dev_attr_consistent_dma_mask_bits.attr,
600 &dev_attr_enable.attr,
601 &dev_attr_broken_parity_status.attr,
602 &dev_attr_msi_bus.attr,
603#if defined(CONFIG_PM) && defined(CONFIG_ACPI)
604 &dev_attr_d3cold_allowed.attr,
605#endif
606#ifdef CONFIG_OF
607 &dev_attr_devspec.attr,
608#endif
609 &dev_attr_driver_override.attr,
610 &dev_attr_ari_enabled.attr,
611 NULL,
612};
613
614static struct attribute *pci_bridge_attrs[] = {
615 &dev_attr_subordinate_bus_number.attr,
616 &dev_attr_secondary_bus_number.attr,
617 NULL,
618};
619
620static struct attribute *pcie_dev_attrs[] = {
621 &dev_attr_current_link_speed.attr,
622 &dev_attr_current_link_width.attr,
623 &dev_attr_max_link_width.attr,
624 &dev_attr_max_link_speed.attr,
625 NULL,
626};
627
628static struct attribute *pcibus_attrs[] = {
629 &dev_attr_bus_rescan.attr,
630 &dev_attr_cpuaffinity.attr,
631 &dev_attr_cpulistaffinity.attr,
632 NULL,
633};
634
635static const struct attribute_group pcibus_group = {
636 .attrs = pcibus_attrs,
637};
638
639const struct attribute_group *pcibus_groups[] = {
640 &pcibus_group,
641 NULL,
642};
643
644static ssize_t boot_vga_show(struct device *dev, struct device_attribute *attr,
645 char *buf)
646{
647 struct pci_dev *pdev = to_pci_dev(dev);
648 struct pci_dev *vga_dev = vga_default_device();
649
650 if (vga_dev)
651 return sprintf(buf, "%u\n", (pdev == vga_dev));
652
653 return sprintf(buf, "%u\n",
654 !!(pdev->resource[PCI_ROM_RESOURCE].flags &
655 IORESOURCE_ROM_SHADOW));
656}
657static DEVICE_ATTR_RO(boot_vga);
658
659static ssize_t pci_read_config(struct file *filp, struct kobject *kobj,
660 struct bin_attribute *bin_attr, char *buf,
661 loff_t off, size_t count)
662{
663 struct pci_dev *dev = to_pci_dev(kobj_to_dev(kobj));
664 unsigned int size = 64;
665 loff_t init_off = off;
666 u8 *data = (u8 *) buf;
667
668 /* Several chips lock up trying to read undefined config space */
669 if (file_ns_capable(filp, &init_user_ns, CAP_SYS_ADMIN))
670 size = dev->cfg_size;
671 else if (dev->hdr_type == PCI_HEADER_TYPE_CARDBUS)
672 size = 128;
673
674 if (off > size)
675 return 0;
676 if (off + count > size) {
677 size -= off;
678 count = size;
679 } else {
680 size = count;
681 }
682
683 pci_config_pm_runtime_get(dev);
684
685 if ((off & 1) && size) {
686 u8 val;
687 pci_user_read_config_byte(dev, off, &val);
688 data[off - init_off] = val;
689 off++;
690 size--;
691 }
692
693 if ((off & 3) && size > 2) {
694 u16 val;
695 pci_user_read_config_word(dev, off, &val);
696 data[off - init_off] = val & 0xff;
697 data[off - init_off + 1] = (val >> 8) & 0xff;
698 off += 2;
699 size -= 2;
700 }
701
702 while (size > 3) {
703 u32 val;
704 pci_user_read_config_dword(dev, off, &val);
705 data[off - init_off] = val & 0xff;
706 data[off - init_off + 1] = (val >> 8) & 0xff;
707 data[off - init_off + 2] = (val >> 16) & 0xff;
708 data[off - init_off + 3] = (val >> 24) & 0xff;
709 off += 4;
710 size -= 4;
711 }
712
713 if (size >= 2) {
714 u16 val;
715 pci_user_read_config_word(dev, off, &val);
716 data[off - init_off] = val & 0xff;
717 data[off - init_off + 1] = (val >> 8) & 0xff;
718 off += 2;
719 size -= 2;
720 }
721
722 if (size > 0) {
723 u8 val;
724 pci_user_read_config_byte(dev, off, &val);
725 data[off - init_off] = val;
726 off++;
727 --size;
728 }
729
730 pci_config_pm_runtime_put(dev);
731
732 return count;
733}
734
735static ssize_t pci_write_config(struct file *filp, struct kobject *kobj,
736 struct bin_attribute *bin_attr, char *buf,
737 loff_t off, size_t count)
738{
739 struct pci_dev *dev = to_pci_dev(kobj_to_dev(kobj));
740 unsigned int size = count;
741 loff_t init_off = off;
742 u8 *data = (u8 *) buf;
743 int ret;
744
745 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
746 if (ret)
747 return ret;
748
749 if (off > dev->cfg_size)
750 return 0;
751 if (off + count > dev->cfg_size) {
752 size = dev->cfg_size - off;
753 count = size;
754 }
755
756 pci_config_pm_runtime_get(dev);
757
758 if ((off & 1) && size) {
759 pci_user_write_config_byte(dev, off, data[off - init_off]);
760 off++;
761 size--;
762 }
763
764 if ((off & 3) && size > 2) {
765 u16 val = data[off - init_off];
766 val |= (u16) data[off - init_off + 1] << 8;
767 pci_user_write_config_word(dev, off, val);
768 off += 2;
769 size -= 2;
770 }
771
772 while (size > 3) {
773 u32 val = data[off - init_off];
774 val |= (u32) data[off - init_off + 1] << 8;
775 val |= (u32) data[off - init_off + 2] << 16;
776 val |= (u32) data[off - init_off + 3] << 24;
777 pci_user_write_config_dword(dev, off, val);
778 off += 4;
779 size -= 4;
780 }
781
782 if (size >= 2) {
783 u16 val = data[off - init_off];
784 val |= (u16) data[off - init_off + 1] << 8;
785 pci_user_write_config_word(dev, off, val);
786 off += 2;
787 size -= 2;
788 }
789
790 if (size) {
791 pci_user_write_config_byte(dev, off, data[off - init_off]);
792 off++;
793 --size;
794 }
795
796 pci_config_pm_runtime_put(dev);
797
798 return count;
799}
800
801#ifdef HAVE_PCI_LEGACY
802/**
803 * pci_read_legacy_io - read byte(s) from legacy I/O port space
804 * @filp: open sysfs file
805 * @kobj: kobject corresponding to file to read from
806 * @bin_attr: struct bin_attribute for this file
807 * @buf: buffer to store results
808 * @off: offset into legacy I/O port space
809 * @count: number of bytes to read
810 *
811 * Reads 1, 2, or 4 bytes from legacy I/O port space using an arch specific
812 * callback routine (pci_legacy_read).
813 */
814static ssize_t pci_read_legacy_io(struct file *filp, struct kobject *kobj,
815 struct bin_attribute *bin_attr, char *buf,
816 loff_t off, size_t count)
817{
818 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
819
820 /* Only support 1, 2 or 4 byte accesses */
821 if (count != 1 && count != 2 && count != 4)
822 return -EINVAL;
823
824 return pci_legacy_read(bus, off, (u32 *)buf, count);
825}
826
827/**
828 * pci_write_legacy_io - write byte(s) to legacy I/O port space
829 * @filp: open sysfs file
830 * @kobj: kobject corresponding to file to read from
831 * @bin_attr: struct bin_attribute for this file
832 * @buf: buffer containing value to be written
833 * @off: offset into legacy I/O port space
834 * @count: number of bytes to write
835 *
836 * Writes 1, 2, or 4 bytes from legacy I/O port space using an arch specific
837 * callback routine (pci_legacy_write).
838 */
839static ssize_t pci_write_legacy_io(struct file *filp, struct kobject *kobj,
840 struct bin_attribute *bin_attr, char *buf,
841 loff_t off, size_t count)
842{
843 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
844
845 /* Only support 1, 2 or 4 byte accesses */
846 if (count != 1 && count != 2 && count != 4)
847 return -EINVAL;
848
849 return pci_legacy_write(bus, off, *(u32 *)buf, count);
850}
851
852/**
853 * pci_mmap_legacy_mem - map legacy PCI memory into user memory space
854 * @filp: open sysfs file
855 * @kobj: kobject corresponding to device to be mapped
856 * @attr: struct bin_attribute for this file
857 * @vma: struct vm_area_struct passed to mmap
858 *
859 * Uses an arch specific callback, pci_mmap_legacy_mem_page_range, to mmap
860 * legacy memory space (first meg of bus space) into application virtual
861 * memory space.
862 */
863static int pci_mmap_legacy_mem(struct file *filp, struct kobject *kobj,
864 struct bin_attribute *attr,
865 struct vm_area_struct *vma)
866{
867 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
868
869 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_mem);
870}
871
872/**
873 * pci_mmap_legacy_io - map legacy PCI IO into user memory space
874 * @filp: open sysfs file
875 * @kobj: kobject corresponding to device to be mapped
876 * @attr: struct bin_attribute for this file
877 * @vma: struct vm_area_struct passed to mmap
878 *
879 * Uses an arch specific callback, pci_mmap_legacy_io_page_range, to mmap
880 * legacy IO space (first meg of bus space) into application virtual
881 * memory space. Returns -ENOSYS if the operation isn't supported
882 */
883static int pci_mmap_legacy_io(struct file *filp, struct kobject *kobj,
884 struct bin_attribute *attr,
885 struct vm_area_struct *vma)
886{
887 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
888
889 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_io);
890}
891
892/**
893 * pci_adjust_legacy_attr - adjustment of legacy file attributes
894 * @b: bus to create files under
895 * @mmap_type: I/O port or memory
896 *
897 * Stub implementation. Can be overridden by arch if necessary.
898 */
899void __weak pci_adjust_legacy_attr(struct pci_bus *b,
900 enum pci_mmap_state mmap_type)
901{
902}
903
904/**
905 * pci_create_legacy_files - create legacy I/O port and memory files
906 * @b: bus to create files under
907 *
908 * Some platforms allow access to legacy I/O port and ISA memory space on
909 * a per-bus basis. This routine creates the files and ties them into
910 * their associated read, write and mmap files from pci-sysfs.c
911 *
912 * On error unwind, but don't propagate the error to the caller
913 * as it is ok to set up the PCI bus without these files.
914 */
915void pci_create_legacy_files(struct pci_bus *b)
916{
917 int error;
918
919 b->legacy_io = kcalloc(2, sizeof(struct bin_attribute),
920 GFP_ATOMIC);
921 if (!b->legacy_io)
922 goto kzalloc_err;
923
924 sysfs_bin_attr_init(b->legacy_io);
925 b->legacy_io->attr.name = "legacy_io";
926 b->legacy_io->size = 0xffff;
927 b->legacy_io->attr.mode = 0600;
928 b->legacy_io->read = pci_read_legacy_io;
929 b->legacy_io->write = pci_write_legacy_io;
930 b->legacy_io->mmap = pci_mmap_legacy_io;
931 pci_adjust_legacy_attr(b, pci_mmap_io);
932 error = device_create_bin_file(&b->dev, b->legacy_io);
933 if (error)
934 goto legacy_io_err;
935
936 /* Allocated above after the legacy_io struct */
937 b->legacy_mem = b->legacy_io + 1;
938 sysfs_bin_attr_init(b->legacy_mem);
939 b->legacy_mem->attr.name = "legacy_mem";
940 b->legacy_mem->size = 1024*1024;
941 b->legacy_mem->attr.mode = 0600;
942 b->legacy_mem->mmap = pci_mmap_legacy_mem;
943 pci_adjust_legacy_attr(b, pci_mmap_mem);
944 error = device_create_bin_file(&b->dev, b->legacy_mem);
945 if (error)
946 goto legacy_mem_err;
947
948 return;
949
950legacy_mem_err:
951 device_remove_bin_file(&b->dev, b->legacy_io);
952legacy_io_err:
953 kfree(b->legacy_io);
954 b->legacy_io = NULL;
955kzalloc_err:
956 dev_warn(&b->dev, "could not create legacy I/O port and ISA memory resources in sysfs\n");
957}
958
959void pci_remove_legacy_files(struct pci_bus *b)
960{
961 if (b->legacy_io) {
962 device_remove_bin_file(&b->dev, b->legacy_io);
963 device_remove_bin_file(&b->dev, b->legacy_mem);
964 kfree(b->legacy_io); /* both are allocated here */
965 }
966}
967#endif /* HAVE_PCI_LEGACY */
968
969#if defined(HAVE_PCI_MMAP) || defined(ARCH_GENERIC_PCI_MMAP_RESOURCE)
970
971int pci_mmap_fits(struct pci_dev *pdev, int resno, struct vm_area_struct *vma,
972 enum pci_mmap_api mmap_api)
973{
974 unsigned long nr, start, size;
975 resource_size_t pci_start = 0, pci_end;
976
977 if (pci_resource_len(pdev, resno) == 0)
978 return 0;
979 nr = vma_pages(vma);
980 start = vma->vm_pgoff;
981 size = ((pci_resource_len(pdev, resno) - 1) >> PAGE_SHIFT) + 1;
982 if (mmap_api == PCI_MMAP_PROCFS) {
983 pci_resource_to_user(pdev, resno, &pdev->resource[resno],
984 &pci_start, &pci_end);
985 pci_start >>= PAGE_SHIFT;
986 }
987 if (start >= pci_start && start < pci_start + size &&
988 start + nr <= pci_start + size)
989 return 1;
990 return 0;
991}
992
993/**
994 * pci_mmap_resource - map a PCI resource into user memory space
995 * @kobj: kobject for mapping
996 * @attr: struct bin_attribute for the file being mapped
997 * @vma: struct vm_area_struct passed into the mmap
998 * @write_combine: 1 for write_combine mapping
999 *
1000 * Use the regular PCI mapping routines to map a PCI resource into userspace.
1001 */
1002static int pci_mmap_resource(struct kobject *kobj, struct bin_attribute *attr,
1003 struct vm_area_struct *vma, int write_combine)
1004{
1005 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1006 int bar = (unsigned long)attr->private;
1007 enum pci_mmap_state mmap_type;
1008 struct resource *res = &pdev->resource[bar];
1009 int ret;
1010
1011 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
1012 if (ret)
1013 return ret;
1014
1015 if (res->flags & IORESOURCE_MEM && iomem_is_exclusive(res->start))
1016 return -EINVAL;
1017
1018 if (!pci_mmap_fits(pdev, bar, vma, PCI_MMAP_SYSFS))
1019 return -EINVAL;
1020
1021 mmap_type = res->flags & IORESOURCE_MEM ? pci_mmap_mem : pci_mmap_io;
1022
1023 return pci_mmap_resource_range(pdev, bar, vma, mmap_type, write_combine);
1024}
1025
1026static int pci_mmap_resource_uc(struct file *filp, struct kobject *kobj,
1027 struct bin_attribute *attr,
1028 struct vm_area_struct *vma)
1029{
1030 return pci_mmap_resource(kobj, attr, vma, 0);
1031}
1032
1033static int pci_mmap_resource_wc(struct file *filp, struct kobject *kobj,
1034 struct bin_attribute *attr,
1035 struct vm_area_struct *vma)
1036{
1037 return pci_mmap_resource(kobj, attr, vma, 1);
1038}
1039
1040static ssize_t pci_resource_io(struct file *filp, struct kobject *kobj,
1041 struct bin_attribute *attr, char *buf,
1042 loff_t off, size_t count, bool write)
1043{
1044 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1045 int bar = (unsigned long)attr->private;
1046 unsigned long port = off;
1047
1048 port += pci_resource_start(pdev, bar);
1049
1050 if (port > pci_resource_end(pdev, bar))
1051 return 0;
1052
1053 if (port + count - 1 > pci_resource_end(pdev, bar))
1054 return -EINVAL;
1055
1056 switch (count) {
1057 case 1:
1058 if (write)
1059 outb(*(u8 *)buf, port);
1060 else
1061 *(u8 *)buf = inb(port);
1062 return 1;
1063 case 2:
1064 if (write)
1065 outw(*(u16 *)buf, port);
1066 else
1067 *(u16 *)buf = inw(port);
1068 return 2;
1069 case 4:
1070 if (write)
1071 outl(*(u32 *)buf, port);
1072 else
1073 *(u32 *)buf = inl(port);
1074 return 4;
1075 }
1076 return -EINVAL;
1077}
1078
1079static ssize_t pci_read_resource_io(struct file *filp, struct kobject *kobj,
1080 struct bin_attribute *attr, char *buf,
1081 loff_t off, size_t count)
1082{
1083 return pci_resource_io(filp, kobj, attr, buf, off, count, false);
1084}
1085
1086static ssize_t pci_write_resource_io(struct file *filp, struct kobject *kobj,
1087 struct bin_attribute *attr, char *buf,
1088 loff_t off, size_t count)
1089{
1090 int ret;
1091
1092 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
1093 if (ret)
1094 return ret;
1095
1096 return pci_resource_io(filp, kobj, attr, buf, off, count, true);
1097}
1098
1099/**
1100 * pci_remove_resource_files - cleanup resource files
1101 * @pdev: dev to cleanup
1102 *
1103 * If we created resource files for @pdev, remove them from sysfs and
1104 * free their resources.
1105 */
1106static void pci_remove_resource_files(struct pci_dev *pdev)
1107{
1108 int i;
1109
1110 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1111 struct bin_attribute *res_attr;
1112
1113 res_attr = pdev->res_attr[i];
1114 if (res_attr) {
1115 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1116 kfree(res_attr);
1117 }
1118
1119 res_attr = pdev->res_attr_wc[i];
1120 if (res_attr) {
1121 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1122 kfree(res_attr);
1123 }
1124 }
1125}
1126
1127static int pci_create_attr(struct pci_dev *pdev, int num, int write_combine)
1128{
1129 /* allocate attribute structure, piggyback attribute name */
1130 int name_len = write_combine ? 13 : 10;
1131 struct bin_attribute *res_attr;
1132 char *res_attr_name;
1133 int retval;
1134
1135 res_attr = kzalloc(sizeof(*res_attr) + name_len, GFP_ATOMIC);
1136 if (!res_attr)
1137 return -ENOMEM;
1138
1139 res_attr_name = (char *)(res_attr + 1);
1140
1141 sysfs_bin_attr_init(res_attr);
1142 if (write_combine) {
1143 pdev->res_attr_wc[num] = res_attr;
1144 sprintf(res_attr_name, "resource%d_wc", num);
1145 res_attr->mmap = pci_mmap_resource_wc;
1146 } else {
1147 pdev->res_attr[num] = res_attr;
1148 sprintf(res_attr_name, "resource%d", num);
1149 if (pci_resource_flags(pdev, num) & IORESOURCE_IO) {
1150 res_attr->read = pci_read_resource_io;
1151 res_attr->write = pci_write_resource_io;
1152 if (arch_can_pci_mmap_io())
1153 res_attr->mmap = pci_mmap_resource_uc;
1154 } else {
1155 res_attr->mmap = pci_mmap_resource_uc;
1156 }
1157 }
1158 res_attr->attr.name = res_attr_name;
1159 res_attr->attr.mode = 0600;
1160 res_attr->size = pci_resource_len(pdev, num);
1161 res_attr->private = (void *)(unsigned long)num;
1162 retval = sysfs_create_bin_file(&pdev->dev.kobj, res_attr);
1163 if (retval)
1164 kfree(res_attr);
1165
1166 return retval;
1167}
1168
1169/**
1170 * pci_create_resource_files - create resource files in sysfs for @dev
1171 * @pdev: dev in question
1172 *
1173 * Walk the resources in @pdev creating files for each resource available.
1174 */
1175static int pci_create_resource_files(struct pci_dev *pdev)
1176{
1177 int i;
1178 int retval;
1179
1180 /* Expose the PCI resources from this device as files */
1181 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1182
1183 /* skip empty resources */
1184 if (!pci_resource_len(pdev, i))
1185 continue;
1186
1187 retval = pci_create_attr(pdev, i, 0);
1188 /* for prefetchable resources, create a WC mappable file */
1189 if (!retval && arch_can_pci_mmap_wc() &&
1190 pdev->resource[i].flags & IORESOURCE_PREFETCH)
1191 retval = pci_create_attr(pdev, i, 1);
1192 if (retval) {
1193 pci_remove_resource_files(pdev);
1194 return retval;
1195 }
1196 }
1197 return 0;
1198}
1199#else /* !HAVE_PCI_MMAP */
1200int __weak pci_create_resource_files(struct pci_dev *dev) { return 0; }
1201void __weak pci_remove_resource_files(struct pci_dev *dev) { return; }
1202#endif /* HAVE_PCI_MMAP */
1203
1204/**
1205 * pci_write_rom - used to enable access to the PCI ROM display
1206 * @filp: sysfs file
1207 * @kobj: kernel object handle
1208 * @bin_attr: struct bin_attribute for this file
1209 * @buf: user input
1210 * @off: file offset
1211 * @count: number of byte in input
1212 *
1213 * writing anything except 0 enables it
1214 */
1215static ssize_t pci_write_rom(struct file *filp, struct kobject *kobj,
1216 struct bin_attribute *bin_attr, char *buf,
1217 loff_t off, size_t count)
1218{
1219 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1220
1221 if ((off == 0) && (*buf == '0') && (count == 2))
1222 pdev->rom_attr_enabled = 0;
1223 else
1224 pdev->rom_attr_enabled = 1;
1225
1226 return count;
1227}
1228
1229/**
1230 * pci_read_rom - read a PCI ROM
1231 * @filp: sysfs file
1232 * @kobj: kernel object handle
1233 * @bin_attr: struct bin_attribute for this file
1234 * @buf: where to put the data we read from the ROM
1235 * @off: file offset
1236 * @count: number of bytes to read
1237 *
1238 * Put @count bytes starting at @off into @buf from the ROM in the PCI
1239 * device corresponding to @kobj.
1240 */
1241static ssize_t pci_read_rom(struct file *filp, struct kobject *kobj,
1242 struct bin_attribute *bin_attr, char *buf,
1243 loff_t off, size_t count)
1244{
1245 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1246 void __iomem *rom;
1247 size_t size;
1248
1249 if (!pdev->rom_attr_enabled)
1250 return -EINVAL;
1251
1252 rom = pci_map_rom(pdev, &size); /* size starts out as PCI window size */
1253 if (!rom || !size)
1254 return -EIO;
1255
1256 if (off >= size)
1257 count = 0;
1258 else {
1259 if (off + count > size)
1260 count = size - off;
1261
1262 memcpy_fromio(buf, rom + off, count);
1263 }
1264 pci_unmap_rom(pdev, rom);
1265
1266 return count;
1267}
1268
1269static const struct bin_attribute pci_config_attr = {
1270 .attr = {
1271 .name = "config",
1272 .mode = 0644,
1273 },
1274 .size = PCI_CFG_SPACE_SIZE,
1275 .read = pci_read_config,
1276 .write = pci_write_config,
1277};
1278
1279static const struct bin_attribute pcie_config_attr = {
1280 .attr = {
1281 .name = "config",
1282 .mode = 0644,
1283 },
1284 .size = PCI_CFG_SPACE_EXP_SIZE,
1285 .read = pci_read_config,
1286 .write = pci_write_config,
1287};
1288
1289static ssize_t reset_store(struct device *dev, struct device_attribute *attr,
1290 const char *buf, size_t count)
1291{
1292 struct pci_dev *pdev = to_pci_dev(dev);
1293 unsigned long val;
1294 ssize_t result = kstrtoul(buf, 0, &val);
1295
1296 if (result < 0)
1297 return result;
1298
1299 if (val != 1)
1300 return -EINVAL;
1301
1302 pm_runtime_get_sync(dev);
1303 result = pci_reset_function(pdev);
1304 pm_runtime_put(dev);
1305 if (result < 0)
1306 return result;
1307
1308 return count;
1309}
1310
1311static DEVICE_ATTR(reset, 0200, NULL, reset_store);
1312
1313static int pci_create_capabilities_sysfs(struct pci_dev *dev)
1314{
1315 int retval;
1316
1317 pcie_vpd_create_sysfs_dev_files(dev);
1318
1319 if (dev->reset_fn) {
1320 retval = device_create_file(&dev->dev, &dev_attr_reset);
1321 if (retval)
1322 goto error;
1323 }
1324 return 0;
1325
1326error:
1327 pcie_vpd_remove_sysfs_dev_files(dev);
1328 return retval;
1329}
1330
1331int __must_check pci_create_sysfs_dev_files(struct pci_dev *pdev)
1332{
1333 int retval;
1334 int rom_size;
1335 struct bin_attribute *attr;
1336
1337 if (!sysfs_initialized)
1338 return -EACCES;
1339
1340 if (pdev->cfg_size > PCI_CFG_SPACE_SIZE)
1341 retval = sysfs_create_bin_file(&pdev->dev.kobj, &pcie_config_attr);
1342 else
1343 retval = sysfs_create_bin_file(&pdev->dev.kobj, &pci_config_attr);
1344 if (retval)
1345 goto err;
1346
1347 retval = pci_create_resource_files(pdev);
1348 if (retval)
1349 goto err_config_file;
1350
1351 /* If the device has a ROM, try to expose it in sysfs. */
1352 rom_size = pci_resource_len(pdev, PCI_ROM_RESOURCE);
1353 if (rom_size) {
1354 attr = kzalloc(sizeof(*attr), GFP_ATOMIC);
1355 if (!attr) {
1356 retval = -ENOMEM;
1357 goto err_resource_files;
1358 }
1359 sysfs_bin_attr_init(attr);
1360 attr->size = rom_size;
1361 attr->attr.name = "rom";
1362 attr->attr.mode = 0600;
1363 attr->read = pci_read_rom;
1364 attr->write = pci_write_rom;
1365 retval = sysfs_create_bin_file(&pdev->dev.kobj, attr);
1366 if (retval) {
1367 kfree(attr);
1368 goto err_resource_files;
1369 }
1370 pdev->rom_attr = attr;
1371 }
1372
1373 /* add sysfs entries for various capabilities */
1374 retval = pci_create_capabilities_sysfs(pdev);
1375 if (retval)
1376 goto err_rom_file;
1377
1378 pci_create_firmware_label_files(pdev);
1379
1380 return 0;
1381
1382err_rom_file:
1383 if (pdev->rom_attr) {
1384 sysfs_remove_bin_file(&pdev->dev.kobj, pdev->rom_attr);
1385 kfree(pdev->rom_attr);
1386 pdev->rom_attr = NULL;
1387 }
1388err_resource_files:
1389 pci_remove_resource_files(pdev);
1390err_config_file:
1391 if (pdev->cfg_size > PCI_CFG_SPACE_SIZE)
1392 sysfs_remove_bin_file(&pdev->dev.kobj, &pcie_config_attr);
1393 else
1394 sysfs_remove_bin_file(&pdev->dev.kobj, &pci_config_attr);
1395err:
1396 return retval;
1397}
1398
1399static void pci_remove_capabilities_sysfs(struct pci_dev *dev)
1400{
1401 pcie_vpd_remove_sysfs_dev_files(dev);
1402 if (dev->reset_fn) {
1403 device_remove_file(&dev->dev, &dev_attr_reset);
1404 dev->reset_fn = 0;
1405 }
1406}
1407
1408/**
1409 * pci_remove_sysfs_dev_files - cleanup PCI specific sysfs files
1410 * @pdev: device whose entries we should free
1411 *
1412 * Cleanup when @pdev is removed from sysfs.
1413 */
1414void pci_remove_sysfs_dev_files(struct pci_dev *pdev)
1415{
1416 if (!sysfs_initialized)
1417 return;
1418
1419 pci_remove_capabilities_sysfs(pdev);
1420
1421 if (pdev->cfg_size > PCI_CFG_SPACE_SIZE)
1422 sysfs_remove_bin_file(&pdev->dev.kobj, &pcie_config_attr);
1423 else
1424 sysfs_remove_bin_file(&pdev->dev.kobj, &pci_config_attr);
1425
1426 pci_remove_resource_files(pdev);
1427
1428 if (pdev->rom_attr) {
1429 sysfs_remove_bin_file(&pdev->dev.kobj, pdev->rom_attr);
1430 kfree(pdev->rom_attr);
1431 pdev->rom_attr = NULL;
1432 }
1433
1434 pci_remove_firmware_label_files(pdev);
1435}
1436
1437static int __init pci_sysfs_init(void)
1438{
1439 struct pci_dev *pdev = NULL;
1440 int retval;
1441
1442 sysfs_initialized = 1;
1443 for_each_pci_dev(pdev) {
1444 retval = pci_create_sysfs_dev_files(pdev);
1445 if (retval) {
1446 pci_dev_put(pdev);
1447 return retval;
1448 }
1449 }
1450
1451 return 0;
1452}
1453late_initcall(pci_sysfs_init);
1454
1455static struct attribute *pci_dev_dev_attrs[] = {
1456 &dev_attr_boot_vga.attr,
1457 NULL,
1458};
1459
1460static umode_t pci_dev_attrs_are_visible(struct kobject *kobj,
1461 struct attribute *a, int n)
1462{
1463 struct device *dev = kobj_to_dev(kobj);
1464 struct pci_dev *pdev = to_pci_dev(dev);
1465
1466 if (a == &dev_attr_boot_vga.attr)
1467 if ((pdev->class >> 8) != PCI_CLASS_DISPLAY_VGA)
1468 return 0;
1469
1470 return a->mode;
1471}
1472
1473static struct attribute *pci_dev_hp_attrs[] = {
1474 &dev_attr_remove.attr,
1475 &dev_attr_dev_rescan.attr,
1476 NULL,
1477};
1478
1479static umode_t pci_dev_hp_attrs_are_visible(struct kobject *kobj,
1480 struct attribute *a, int n)
1481{
1482 struct device *dev = kobj_to_dev(kobj);
1483 struct pci_dev *pdev = to_pci_dev(dev);
1484
1485 if (pdev->is_virtfn)
1486 return 0;
1487
1488 return a->mode;
1489}
1490
1491static umode_t pci_bridge_attrs_are_visible(struct kobject *kobj,
1492 struct attribute *a, int n)
1493{
1494 struct device *dev = kobj_to_dev(kobj);
1495 struct pci_dev *pdev = to_pci_dev(dev);
1496
1497 if (pci_is_bridge(pdev))
1498 return a->mode;
1499
1500 return 0;
1501}
1502
1503static umode_t pcie_dev_attrs_are_visible(struct kobject *kobj,
1504 struct attribute *a, int n)
1505{
1506 struct device *dev = kobj_to_dev(kobj);
1507 struct pci_dev *pdev = to_pci_dev(dev);
1508
1509 if (pci_is_pcie(pdev))
1510 return a->mode;
1511
1512 return 0;
1513}
1514
1515static const struct attribute_group pci_dev_group = {
1516 .attrs = pci_dev_attrs,
1517};
1518
1519const struct attribute_group *pci_dev_groups[] = {
1520 &pci_dev_group,
1521 NULL,
1522};
1523
1524static const struct attribute_group pci_dev_hp_attr_group = {
1525 .attrs = pci_dev_hp_attrs,
1526 .is_visible = pci_dev_hp_attrs_are_visible,
1527};
1528
1529static const struct attribute_group pci_dev_attr_group = {
1530 .attrs = pci_dev_dev_attrs,
1531 .is_visible = pci_dev_attrs_are_visible,
1532};
1533
1534static const struct attribute_group pci_bridge_attr_group = {
1535 .attrs = pci_bridge_attrs,
1536 .is_visible = pci_bridge_attrs_are_visible,
1537};
1538
1539static const struct attribute_group pcie_dev_attr_group = {
1540 .attrs = pcie_dev_attrs,
1541 .is_visible = pcie_dev_attrs_are_visible,
1542};
1543
1544static const struct attribute_group *pci_dev_attr_groups[] = {
1545 &pci_dev_attr_group,
1546 &pci_dev_hp_attr_group,
1547#ifdef CONFIG_PCI_IOV
1548 &sriov_dev_attr_group,
1549#endif
1550 &pci_bridge_attr_group,
1551 &pcie_dev_attr_group,
1552#ifdef CONFIG_PCIEAER
1553 &aer_stats_attr_group,
1554#endif
1555#ifdef CONFIG_PCIEASPM
1556 &aspm_ctrl_attr_group,
1557#endif
1558 NULL,
1559};
1560
1561const struct device_type pci_dev_type = {
1562 .groups = pci_dev_attr_groups,
1563};