Loading...
1# SPDX-License-Identifier: GPL-2.0-only
2#
3# Davicom device configuration
4#
5
6config NET_VENDOR_DAVICOM
7 bool "Davicom devices"
8 default y
9 help
10 If you have a network (Ethernet) card belonging to this class, say Y.
11
12 Note that the answer to this question doesn't directly affect the
13 kernel: saying N will just cause the configurator to skip all
14 the questions about Davicom devices. If you say Y, you will be asked
15 for your specific card in the following selections.
16
17if NET_VENDOR_DAVICOM
18
19config DM9000
20 tristate "DM9000 support"
21 depends on ARM || MIPS || COLDFIRE || NIOS2 || COMPILE_TEST
22 select CRC32
23 select MII
24 help
25 Support for DM9000 chipset.
26
27 To compile this driver as a module, choose M here. The module
28 will be called dm9000.
29
30config DM9000_FORCE_SIMPLE_PHY_POLL
31 bool "Force simple NSR based PHY polling"
32 depends on DM9000
33 help
34 This configuration forces the DM9000 to use the NSR's LinkStatus
35 bit to determine if the link is up or down instead of the more
36 costly MII PHY reads. Note, this will not work if the chip is
37 operating with an external PHY.
38
39config DM9051
40 tristate "DM9051 SPI support"
41 depends on SPI
42 select CRC32
43 select MDIO
44 select PHYLIB
45 select REGMAP_SPI
46 help
47 Support for DM9051 SPI chipset.
48
49 To compile this driver as a module, choose M here. The module
50 will be called dm9051.
51
52 The SPI mode for the host's SPI master to access DM9051 is mode
53 0 on the SPI bus.
54
55endif # NET_VENDOR_DAVICOM
1# SPDX-License-Identifier: GPL-2.0-only
2#
3# Davicom device configuration
4#
5
6config DM9000
7 tristate "DM9000 support"
8 depends on ARM || MIPS || COLDFIRE || NIOS2
9 select CRC32
10 select MII
11 ---help---
12 Support for DM9000 chipset.
13
14 To compile this driver as a module, choose M here. The module
15 will be called dm9000.
16
17config DM9000_FORCE_SIMPLE_PHY_POLL
18 bool "Force simple NSR based PHY polling"
19 depends on DM9000
20 ---help---
21 This configuration forces the DM9000 to use the NSR's LinkStatus
22 bit to determine if the link is up or down instead of the more
23 costly MII PHY reads. Note, this will not work if the chip is
24 operating with an external PHY.