Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Generic EP93xx GPIO handling
4 *
5 * Copyright (c) 2008 Ryan Mallon
6 * Copyright (c) 2011 H Hartley Sweeten <hsweeten@visionengravers.com>
7 *
8 * Based on code originally from:
9 * linux/arch/arm/mach-ep93xx/core.c
10 */
11
12#include <linux/init.h>
13#include <linux/module.h>
14#include <linux/platform_device.h>
15#include <linux/interrupt.h>
16#include <linux/io.h>
17#include <linux/irq.h>
18#include <linux/slab.h>
19#include <linux/gpio/driver.h>
20#include <linux/bitops.h>
21#include <linux/seq_file.h>
22
23struct ep93xx_gpio_irq_chip {
24 void __iomem *base;
25 u8 int_unmasked;
26 u8 int_enabled;
27 u8 int_type1;
28 u8 int_type2;
29 u8 int_debounce;
30};
31
32struct ep93xx_gpio_chip {
33 void __iomem *base;
34 struct gpio_chip gc;
35 struct ep93xx_gpio_irq_chip *eic;
36};
37
38#define to_ep93xx_gpio_chip(x) container_of(x, struct ep93xx_gpio_chip, gc)
39
40static struct ep93xx_gpio_irq_chip *to_ep93xx_gpio_irq_chip(struct gpio_chip *gc)
41{
42 struct ep93xx_gpio_chip *egc = to_ep93xx_gpio_chip(gc);
43
44 return egc->eic;
45}
46
47/*************************************************************************
48 * Interrupt handling for EP93xx on-chip GPIOs
49 *************************************************************************/
50#define EP93XX_INT_TYPE1_OFFSET 0x00
51#define EP93XX_INT_TYPE2_OFFSET 0x04
52#define EP93XX_INT_EOI_OFFSET 0x08
53#define EP93XX_INT_EN_OFFSET 0x0c
54#define EP93XX_INT_STATUS_OFFSET 0x10
55#define EP93XX_INT_RAW_STATUS_OFFSET 0x14
56#define EP93XX_INT_DEBOUNCE_OFFSET 0x18
57
58static void ep93xx_gpio_update_int_params(struct ep93xx_gpio_irq_chip *eic)
59{
60 writeb_relaxed(0, eic->base + EP93XX_INT_EN_OFFSET);
61
62 writeb_relaxed(eic->int_type2,
63 eic->base + EP93XX_INT_TYPE2_OFFSET);
64
65 writeb_relaxed(eic->int_type1,
66 eic->base + EP93XX_INT_TYPE1_OFFSET);
67
68 writeb_relaxed(eic->int_unmasked & eic->int_enabled,
69 eic->base + EP93XX_INT_EN_OFFSET);
70}
71
72static void ep93xx_gpio_int_debounce(struct gpio_chip *gc,
73 unsigned int offset, bool enable)
74{
75 struct ep93xx_gpio_irq_chip *eic = to_ep93xx_gpio_irq_chip(gc);
76 int port_mask = BIT(offset);
77
78 if (enable)
79 eic->int_debounce |= port_mask;
80 else
81 eic->int_debounce &= ~port_mask;
82
83 writeb(eic->int_debounce, eic->base + EP93XX_INT_DEBOUNCE_OFFSET);
84}
85
86static u32 ep93xx_gpio_ab_irq_handler(struct gpio_chip *gc)
87{
88 struct ep93xx_gpio_irq_chip *eic = to_ep93xx_gpio_irq_chip(gc);
89 unsigned long stat;
90 int offset;
91
92 stat = readb(eic->base + EP93XX_INT_STATUS_OFFSET);
93 for_each_set_bit(offset, &stat, 8)
94 generic_handle_domain_irq(gc->irq.domain, offset);
95
96 return stat;
97}
98
99static irqreturn_t ep93xx_ab_irq_handler(int irq, void *dev_id)
100{
101 return IRQ_RETVAL(ep93xx_gpio_ab_irq_handler(dev_id));
102}
103
104static void ep93xx_gpio_f_irq_handler(struct irq_desc *desc)
105{
106 struct irq_chip *irqchip = irq_desc_get_chip(desc);
107 struct gpio_chip *gc = irq_desc_get_handler_data(desc);
108 struct gpio_irq_chip *gic = &gc->irq;
109 unsigned int parent = irq_desc_get_irq(desc);
110 unsigned int i;
111
112 chained_irq_enter(irqchip, desc);
113 for (i = 0; i < gic->num_parents; i++)
114 if (gic->parents[i] == parent)
115 break;
116
117 if (i < gic->num_parents)
118 generic_handle_domain_irq(gc->irq.domain, i);
119
120 chained_irq_exit(irqchip, desc);
121}
122
123static void ep93xx_gpio_irq_ack(struct irq_data *d)
124{
125 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
126 struct ep93xx_gpio_irq_chip *eic = to_ep93xx_gpio_irq_chip(gc);
127 int port_mask = BIT(irqd_to_hwirq(d));
128
129 if (irqd_get_trigger_type(d) == IRQ_TYPE_EDGE_BOTH) {
130 eic->int_type2 ^= port_mask; /* switch edge direction */
131 ep93xx_gpio_update_int_params(eic);
132 }
133
134 writeb(port_mask, eic->base + EP93XX_INT_EOI_OFFSET);
135}
136
137static void ep93xx_gpio_irq_mask_ack(struct irq_data *d)
138{
139 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
140 struct ep93xx_gpio_irq_chip *eic = to_ep93xx_gpio_irq_chip(gc);
141 irq_hw_number_t hwirq = irqd_to_hwirq(d);
142 int port_mask = BIT(hwirq);
143
144 if (irqd_get_trigger_type(d) == IRQ_TYPE_EDGE_BOTH)
145 eic->int_type2 ^= port_mask; /* switch edge direction */
146
147 eic->int_unmasked &= ~port_mask;
148 ep93xx_gpio_update_int_params(eic);
149
150 writeb(port_mask, eic->base + EP93XX_INT_EOI_OFFSET);
151 gpiochip_disable_irq(gc, hwirq);
152}
153
154static void ep93xx_gpio_irq_mask(struct irq_data *d)
155{
156 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
157 struct ep93xx_gpio_irq_chip *eic = to_ep93xx_gpio_irq_chip(gc);
158 irq_hw_number_t hwirq = irqd_to_hwirq(d);
159
160 eic->int_unmasked &= ~BIT(hwirq);
161 ep93xx_gpio_update_int_params(eic);
162 gpiochip_disable_irq(gc, hwirq);
163}
164
165static void ep93xx_gpio_irq_unmask(struct irq_data *d)
166{
167 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
168 struct ep93xx_gpio_irq_chip *eic = to_ep93xx_gpio_irq_chip(gc);
169 irq_hw_number_t hwirq = irqd_to_hwirq(d);
170
171 gpiochip_enable_irq(gc, hwirq);
172 eic->int_unmasked |= BIT(hwirq);
173 ep93xx_gpio_update_int_params(eic);
174}
175
176/*
177 * gpio_int_type1 controls whether the interrupt is level (0) or
178 * edge (1) triggered, while gpio_int_type2 controls whether it
179 * triggers on low/falling (0) or high/rising (1).
180 */
181static int ep93xx_gpio_irq_type(struct irq_data *d, unsigned int type)
182{
183 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
184 struct ep93xx_gpio_irq_chip *eic = to_ep93xx_gpio_irq_chip(gc);
185 irq_hw_number_t hwirq = irqd_to_hwirq(d);
186 int port_mask = BIT(hwirq);
187 irq_flow_handler_t handler;
188
189 gc->direction_input(gc, hwirq);
190
191 switch (type) {
192 case IRQ_TYPE_EDGE_RISING:
193 eic->int_type1 |= port_mask;
194 eic->int_type2 |= port_mask;
195 handler = handle_edge_irq;
196 break;
197 case IRQ_TYPE_EDGE_FALLING:
198 eic->int_type1 |= port_mask;
199 eic->int_type2 &= ~port_mask;
200 handler = handle_edge_irq;
201 break;
202 case IRQ_TYPE_LEVEL_HIGH:
203 eic->int_type1 &= ~port_mask;
204 eic->int_type2 |= port_mask;
205 handler = handle_level_irq;
206 break;
207 case IRQ_TYPE_LEVEL_LOW:
208 eic->int_type1 &= ~port_mask;
209 eic->int_type2 &= ~port_mask;
210 handler = handle_level_irq;
211 break;
212 case IRQ_TYPE_EDGE_BOTH:
213 eic->int_type1 |= port_mask;
214 /* set initial polarity based on current input level */
215 if (gc->get(gc, hwirq))
216 eic->int_type2 &= ~port_mask; /* falling */
217 else
218 eic->int_type2 |= port_mask; /* rising */
219 handler = handle_edge_irq;
220 break;
221 default:
222 return -EINVAL;
223 }
224
225 irq_set_handler_locked(d, handler);
226
227 eic->int_enabled |= port_mask;
228
229 ep93xx_gpio_update_int_params(eic);
230
231 return 0;
232}
233
234static int ep93xx_gpio_set_config(struct gpio_chip *gc, unsigned offset,
235 unsigned long config)
236{
237 u32 debounce;
238
239 if (pinconf_to_config_param(config) != PIN_CONFIG_INPUT_DEBOUNCE)
240 return -ENOTSUPP;
241
242 debounce = pinconf_to_config_argument(config);
243 ep93xx_gpio_int_debounce(gc, offset, debounce ? true : false);
244
245 return 0;
246}
247
248static void ep93xx_irq_print_chip(struct irq_data *data, struct seq_file *p)
249{
250 struct gpio_chip *gc = irq_data_get_irq_chip_data(data);
251
252 seq_puts(p, dev_name(gc->parent));
253}
254
255static const struct irq_chip gpio_eic_irq_chip = {
256 .name = "ep93xx-gpio-eic",
257 .irq_ack = ep93xx_gpio_irq_ack,
258 .irq_mask = ep93xx_gpio_irq_mask,
259 .irq_unmask = ep93xx_gpio_irq_unmask,
260 .irq_mask_ack = ep93xx_gpio_irq_mask_ack,
261 .irq_set_type = ep93xx_gpio_irq_type,
262 .irq_print_chip = ep93xx_irq_print_chip,
263 .flags = IRQCHIP_IMMUTABLE,
264 GPIOCHIP_IRQ_RESOURCE_HELPERS,
265};
266
267static int ep93xx_setup_irqs(struct platform_device *pdev,
268 struct ep93xx_gpio_chip *egc)
269{
270 struct gpio_chip *gc = &egc->gc;
271 struct device *dev = &pdev->dev;
272 struct gpio_irq_chip *girq = &gc->irq;
273 int ret, irq, i;
274 void __iomem *intr;
275
276 intr = devm_platform_ioremap_resource_byname(pdev, "intr");
277 if (IS_ERR(intr))
278 return PTR_ERR(intr);
279
280 gc->set_config = ep93xx_gpio_set_config;
281 egc->eic = devm_kzalloc(dev, sizeof(*egc->eic), GFP_KERNEL);
282 if (!egc->eic)
283 return -ENOMEM;
284
285 egc->eic->base = intr;
286 gpio_irq_chip_set_chip(girq, &gpio_eic_irq_chip);
287 girq->num_parents = platform_irq_count(pdev);
288 if (girq->num_parents == 0)
289 return -EINVAL;
290
291 girq->parents = devm_kcalloc(dev, girq->num_parents, sizeof(*girq->parents),
292 GFP_KERNEL);
293 if (!girq->parents)
294 return -ENOMEM;
295
296 if (girq->num_parents == 1) { /* A/B irqchips */
297 irq = platform_get_irq(pdev, 0);
298 if (irq < 0)
299 return irq;
300
301 ret = devm_request_irq(dev, irq, ep93xx_ab_irq_handler,
302 IRQF_SHARED, gc->label, gc);
303 if (ret)
304 return dev_err_probe(dev, ret, "requesting IRQ: %d\n", irq);
305
306 girq->parents[0] = irq;
307 } else { /* F irqchip */
308 girq->parent_handler = ep93xx_gpio_f_irq_handler;
309
310 for (i = 0; i < girq->num_parents; i++) {
311 irq = platform_get_irq_optional(pdev, i);
312 if (irq < 0)
313 continue;
314
315 girq->parents[i] = irq;
316 }
317
318 girq->map = girq->parents;
319 }
320
321 girq->default_type = IRQ_TYPE_NONE;
322 /* TODO: replace with handle_bad_irq() once we are fully hierarchical */
323 girq->handler = handle_simple_irq;
324
325 return 0;
326}
327
328static int ep93xx_gpio_probe(struct platform_device *pdev)
329{
330 struct ep93xx_gpio_chip *egc;
331 struct gpio_chip *gc;
332 void __iomem *data;
333 void __iomem *dir;
334 int ret;
335
336 egc = devm_kzalloc(&pdev->dev, sizeof(*egc), GFP_KERNEL);
337 if (!egc)
338 return -ENOMEM;
339
340 data = devm_platform_ioremap_resource_byname(pdev, "data");
341 if (IS_ERR(data))
342 return PTR_ERR(data);
343
344 dir = devm_platform_ioremap_resource_byname(pdev, "dir");
345 if (IS_ERR(dir))
346 return PTR_ERR(dir);
347
348 gc = &egc->gc;
349 ret = bgpio_init(gc, &pdev->dev, 1, data, NULL, NULL, dir, NULL, 0);
350 if (ret)
351 return dev_err_probe(&pdev->dev, ret, "unable to init generic GPIO\n");
352
353 gc->label = dev_name(&pdev->dev);
354 if (platform_irq_count(pdev) > 0) {
355 dev_dbg(&pdev->dev, "setting up irqs for %s\n", dev_name(&pdev->dev));
356 ret = ep93xx_setup_irqs(pdev, egc);
357 if (ret)
358 dev_err_probe(&pdev->dev, ret, "setup irqs failed");
359 }
360
361 return devm_gpiochip_add_data(&pdev->dev, gc, egc);
362}
363
364static const struct of_device_id ep93xx_gpio_match[] = {
365 { .compatible = "cirrus,ep9301-gpio" },
366 { /* sentinel */ }
367};
368
369static struct platform_driver ep93xx_gpio_driver = {
370 .driver = {
371 .name = "gpio-ep93xx",
372 .of_match_table = ep93xx_gpio_match,
373 },
374 .probe = ep93xx_gpio_probe,
375};
376
377static int __init ep93xx_gpio_init(void)
378{
379 return platform_driver_register(&ep93xx_gpio_driver);
380}
381postcore_initcall(ep93xx_gpio_init);
382
383MODULE_AUTHOR("Ryan Mallon <ryan@bluewatersys.com> "
384 "H Hartley Sweeten <hsweeten@visionengravers.com>");
385MODULE_DESCRIPTION("EP93XX GPIO driver");
386MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Generic EP93xx GPIO handling
4 *
5 * Copyright (c) 2008 Ryan Mallon
6 * Copyright (c) 2011 H Hartley Sweeten <hsweeten@visionengravers.com>
7 *
8 * Based on code originally from:
9 * linux/arch/arm/mach-ep93xx/core.c
10 */
11
12#include <linux/init.h>
13#include <linux/module.h>
14#include <linux/platform_device.h>
15#include <linux/io.h>
16#include <linux/irq.h>
17#include <linux/slab.h>
18#include <linux/gpio/driver.h>
19#include <linux/bitops.h>
20
21#define EP93XX_GPIO_F_INT_STATUS 0x5c
22#define EP93XX_GPIO_A_INT_STATUS 0xa0
23#define EP93XX_GPIO_B_INT_STATUS 0xbc
24
25/* Maximum value for gpio line identifiers */
26#define EP93XX_GPIO_LINE_MAX 63
27
28/* Maximum value for irq capable line identifiers */
29#define EP93XX_GPIO_LINE_MAX_IRQ 23
30
31/*
32 * Static mapping of GPIO bank F IRQS:
33 * F0..F7 (16..24) to irq 80..87.
34 */
35#define EP93XX_GPIO_F_IRQ_BASE 80
36
37struct ep93xx_gpio {
38 void __iomem *base;
39 struct gpio_chip gc[8];
40};
41
42/*************************************************************************
43 * Interrupt handling for EP93xx on-chip GPIOs
44 *************************************************************************/
45static unsigned char gpio_int_unmasked[3];
46static unsigned char gpio_int_enabled[3];
47static unsigned char gpio_int_type1[3];
48static unsigned char gpio_int_type2[3];
49static unsigned char gpio_int_debounce[3];
50
51/* Port ordering is: A B F */
52static const u8 int_type1_register_offset[3] = { 0x90, 0xac, 0x4c };
53static const u8 int_type2_register_offset[3] = { 0x94, 0xb0, 0x50 };
54static const u8 eoi_register_offset[3] = { 0x98, 0xb4, 0x54 };
55static const u8 int_en_register_offset[3] = { 0x9c, 0xb8, 0x58 };
56static const u8 int_debounce_register_offset[3] = { 0xa8, 0xc4, 0x64 };
57
58static void ep93xx_gpio_update_int_params(struct ep93xx_gpio *epg, unsigned port)
59{
60 BUG_ON(port > 2);
61
62 writeb_relaxed(0, epg->base + int_en_register_offset[port]);
63
64 writeb_relaxed(gpio_int_type2[port],
65 epg->base + int_type2_register_offset[port]);
66
67 writeb_relaxed(gpio_int_type1[port],
68 epg->base + int_type1_register_offset[port]);
69
70 writeb(gpio_int_unmasked[port] & gpio_int_enabled[port],
71 epg->base + int_en_register_offset[port]);
72}
73
74static int ep93xx_gpio_port(struct gpio_chip *gc)
75{
76 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
77 int port = 0;
78
79 while (port < ARRAY_SIZE(epg->gc) && gc != &epg->gc[port])
80 port++;
81
82 /* This should not happen but is there as a last safeguard */
83 if (port == ARRAY_SIZE(epg->gc)) {
84 pr_crit("can't find the GPIO port\n");
85 return 0;
86 }
87
88 return port;
89}
90
91static void ep93xx_gpio_int_debounce(struct gpio_chip *gc,
92 unsigned int offset, bool enable)
93{
94 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
95 int port = ep93xx_gpio_port(gc);
96 int port_mask = BIT(offset);
97
98 if (enable)
99 gpio_int_debounce[port] |= port_mask;
100 else
101 gpio_int_debounce[port] &= ~port_mask;
102
103 writeb(gpio_int_debounce[port],
104 epg->base + int_debounce_register_offset[port]);
105}
106
107static void ep93xx_gpio_ab_irq_handler(struct irq_desc *desc)
108{
109 struct gpio_chip *gc = irq_desc_get_handler_data(desc);
110 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
111 struct irq_chip *irqchip = irq_desc_get_chip(desc);
112 unsigned long stat;
113 int offset;
114
115 chained_irq_enter(irqchip, desc);
116
117 /*
118 * Dispatch the IRQs to the irqdomain of each A and B
119 * gpiochip irqdomains depending on what has fired.
120 * The tricky part is that the IRQ line is shared
121 * between bank A and B and each has their own gpiochip.
122 */
123 stat = readb(epg->base + EP93XX_GPIO_A_INT_STATUS);
124 for_each_set_bit(offset, &stat, 8)
125 generic_handle_irq(irq_find_mapping(epg->gc[0].irq.domain,
126 offset));
127
128 stat = readb(epg->base + EP93XX_GPIO_B_INT_STATUS);
129 for_each_set_bit(offset, &stat, 8)
130 generic_handle_irq(irq_find_mapping(epg->gc[1].irq.domain,
131 offset));
132
133 chained_irq_exit(irqchip, desc);
134}
135
136static void ep93xx_gpio_f_irq_handler(struct irq_desc *desc)
137{
138 /*
139 * map discontiguous hw irq range to continuous sw irq range:
140 *
141 * IRQ_EP93XX_GPIO{0..7}MUX -> EP93XX_GPIO_LINE_F{0..7}
142 */
143 struct irq_chip *irqchip = irq_desc_get_chip(desc);
144 unsigned int irq = irq_desc_get_irq(desc);
145 int port_f_idx = ((irq + 1) & 7) ^ 4; /* {19..22,47..50} -> {0..7} */
146 int gpio_irq = EP93XX_GPIO_F_IRQ_BASE + port_f_idx;
147
148 chained_irq_enter(irqchip, desc);
149 generic_handle_irq(gpio_irq);
150 chained_irq_exit(irqchip, desc);
151}
152
153static void ep93xx_gpio_irq_ack(struct irq_data *d)
154{
155 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
156 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
157 int port = ep93xx_gpio_port(gc);
158 int port_mask = BIT(d->irq & 7);
159
160 if (irqd_get_trigger_type(d) == IRQ_TYPE_EDGE_BOTH) {
161 gpio_int_type2[port] ^= port_mask; /* switch edge direction */
162 ep93xx_gpio_update_int_params(epg, port);
163 }
164
165 writeb(port_mask, epg->base + eoi_register_offset[port]);
166}
167
168static void ep93xx_gpio_irq_mask_ack(struct irq_data *d)
169{
170 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
171 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
172 int port = ep93xx_gpio_port(gc);
173 int port_mask = BIT(d->irq & 7);
174
175 if (irqd_get_trigger_type(d) == IRQ_TYPE_EDGE_BOTH)
176 gpio_int_type2[port] ^= port_mask; /* switch edge direction */
177
178 gpio_int_unmasked[port] &= ~port_mask;
179 ep93xx_gpio_update_int_params(epg, port);
180
181 writeb(port_mask, epg->base + eoi_register_offset[port]);
182}
183
184static void ep93xx_gpio_irq_mask(struct irq_data *d)
185{
186 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
187 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
188 int port = ep93xx_gpio_port(gc);
189
190 gpio_int_unmasked[port] &= ~BIT(d->irq & 7);
191 ep93xx_gpio_update_int_params(epg, port);
192}
193
194static void ep93xx_gpio_irq_unmask(struct irq_data *d)
195{
196 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
197 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
198 int port = ep93xx_gpio_port(gc);
199
200 gpio_int_unmasked[port] |= BIT(d->irq & 7);
201 ep93xx_gpio_update_int_params(epg, port);
202}
203
204/*
205 * gpio_int_type1 controls whether the interrupt is level (0) or
206 * edge (1) triggered, while gpio_int_type2 controls whether it
207 * triggers on low/falling (0) or high/rising (1).
208 */
209static int ep93xx_gpio_irq_type(struct irq_data *d, unsigned int type)
210{
211 struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
212 struct ep93xx_gpio *epg = gpiochip_get_data(gc);
213 int port = ep93xx_gpio_port(gc);
214 int offset = d->irq & 7;
215 int port_mask = BIT(offset);
216 irq_flow_handler_t handler;
217
218 gc->direction_input(gc, offset);
219
220 switch (type) {
221 case IRQ_TYPE_EDGE_RISING:
222 gpio_int_type1[port] |= port_mask;
223 gpio_int_type2[port] |= port_mask;
224 handler = handle_edge_irq;
225 break;
226 case IRQ_TYPE_EDGE_FALLING:
227 gpio_int_type1[port] |= port_mask;
228 gpio_int_type2[port] &= ~port_mask;
229 handler = handle_edge_irq;
230 break;
231 case IRQ_TYPE_LEVEL_HIGH:
232 gpio_int_type1[port] &= ~port_mask;
233 gpio_int_type2[port] |= port_mask;
234 handler = handle_level_irq;
235 break;
236 case IRQ_TYPE_LEVEL_LOW:
237 gpio_int_type1[port] &= ~port_mask;
238 gpio_int_type2[port] &= ~port_mask;
239 handler = handle_level_irq;
240 break;
241 case IRQ_TYPE_EDGE_BOTH:
242 gpio_int_type1[port] |= port_mask;
243 /* set initial polarity based on current input level */
244 if (gc->get(gc, offset))
245 gpio_int_type2[port] &= ~port_mask; /* falling */
246 else
247 gpio_int_type2[port] |= port_mask; /* rising */
248 handler = handle_edge_irq;
249 break;
250 default:
251 return -EINVAL;
252 }
253
254 irq_set_handler_locked(d, handler);
255
256 gpio_int_enabled[port] |= port_mask;
257
258 ep93xx_gpio_update_int_params(epg, port);
259
260 return 0;
261}
262
263static struct irq_chip ep93xx_gpio_irq_chip = {
264 .name = "GPIO",
265 .irq_ack = ep93xx_gpio_irq_ack,
266 .irq_mask_ack = ep93xx_gpio_irq_mask_ack,
267 .irq_mask = ep93xx_gpio_irq_mask,
268 .irq_unmask = ep93xx_gpio_irq_unmask,
269 .irq_set_type = ep93xx_gpio_irq_type,
270};
271
272/*************************************************************************
273 * gpiolib interface for EP93xx on-chip GPIOs
274 *************************************************************************/
275struct ep93xx_gpio_bank {
276 const char *label;
277 int data;
278 int dir;
279 int base;
280 bool has_irq;
281 bool has_hierarchical_irq;
282 unsigned int irq_base;
283};
284
285#define EP93XX_GPIO_BANK(_label, _data, _dir, _base, _has_irq, _has_hier, _irq_base) \
286 { \
287 .label = _label, \
288 .data = _data, \
289 .dir = _dir, \
290 .base = _base, \
291 .has_irq = _has_irq, \
292 .has_hierarchical_irq = _has_hier, \
293 .irq_base = _irq_base, \
294 }
295
296static struct ep93xx_gpio_bank ep93xx_gpio_banks[] = {
297 /* Bank A has 8 IRQs */
298 EP93XX_GPIO_BANK("A", 0x00, 0x10, 0, true, false, 64),
299 /* Bank B has 8 IRQs */
300 EP93XX_GPIO_BANK("B", 0x04, 0x14, 8, true, false, 72),
301 EP93XX_GPIO_BANK("C", 0x08, 0x18, 40, false, false, 0),
302 EP93XX_GPIO_BANK("D", 0x0c, 0x1c, 24, false, false, 0),
303 EP93XX_GPIO_BANK("E", 0x20, 0x24, 32, false, false, 0),
304 /* Bank F has 8 IRQs */
305 EP93XX_GPIO_BANK("F", 0x30, 0x34, 16, false, true, 0),
306 EP93XX_GPIO_BANK("G", 0x38, 0x3c, 48, false, false, 0),
307 EP93XX_GPIO_BANK("H", 0x40, 0x44, 56, false, false, 0),
308};
309
310static int ep93xx_gpio_set_config(struct gpio_chip *gc, unsigned offset,
311 unsigned long config)
312{
313 u32 debounce;
314
315 if (pinconf_to_config_param(config) != PIN_CONFIG_INPUT_DEBOUNCE)
316 return -ENOTSUPP;
317
318 debounce = pinconf_to_config_argument(config);
319 ep93xx_gpio_int_debounce(gc, offset, debounce ? true : false);
320
321 return 0;
322}
323
324static int ep93xx_gpio_f_to_irq(struct gpio_chip *gc, unsigned offset)
325{
326 return EP93XX_GPIO_F_IRQ_BASE + offset;
327}
328
329static int ep93xx_gpio_add_bank(struct gpio_chip *gc,
330 struct platform_device *pdev,
331 struct ep93xx_gpio *epg,
332 struct ep93xx_gpio_bank *bank)
333{
334 void __iomem *data = epg->base + bank->data;
335 void __iomem *dir = epg->base + bank->dir;
336 struct device *dev = &pdev->dev;
337 struct gpio_irq_chip *girq;
338 int err;
339
340 err = bgpio_init(gc, dev, 1, data, NULL, NULL, dir, NULL, 0);
341 if (err)
342 return err;
343
344 gc->label = bank->label;
345 gc->base = bank->base;
346
347 girq = &gc->irq;
348 if (bank->has_irq || bank->has_hierarchical_irq) {
349 gc->set_config = ep93xx_gpio_set_config;
350 girq->chip = &ep93xx_gpio_irq_chip;
351 }
352
353 if (bank->has_irq) {
354 int ab_parent_irq = platform_get_irq(pdev, 0);
355
356 girq->parent_handler = ep93xx_gpio_ab_irq_handler;
357 girq->num_parents = 1;
358 girq->parents = devm_kcalloc(dev, 1,
359 sizeof(*girq->parents),
360 GFP_KERNEL);
361 if (!girq->parents)
362 return -ENOMEM;
363 girq->default_type = IRQ_TYPE_NONE;
364 girq->handler = handle_level_irq;
365 girq->parents[0] = ab_parent_irq;
366 girq->first = bank->irq_base;
367 }
368
369 /* Only bank F has especially funky IRQ handling */
370 if (bank->has_hierarchical_irq) {
371 int gpio_irq;
372 int i;
373
374 /*
375 * FIXME: convert this to use hierarchical IRQ support!
376 * this requires fixing the root irqchip to be hierarchial.
377 */
378 girq->parent_handler = ep93xx_gpio_f_irq_handler;
379 girq->num_parents = 8;
380 girq->parents = devm_kcalloc(dev, 8,
381 sizeof(*girq->parents),
382 GFP_KERNEL);
383 if (!girq->parents)
384 return -ENOMEM;
385 /* Pick resources 1..8 for these IRQs */
386 for (i = 1; i <= 8; i++)
387 girq->parents[i - 1] = platform_get_irq(pdev, i);
388 for (i = 0; i < 8; i++) {
389 gpio_irq = EP93XX_GPIO_F_IRQ_BASE + i;
390 irq_set_chip_data(gpio_irq, &epg->gc[5]);
391 irq_set_chip_and_handler(gpio_irq,
392 &ep93xx_gpio_irq_chip,
393 handle_level_irq);
394 irq_clear_status_flags(gpio_irq, IRQ_NOREQUEST);
395 }
396 girq->default_type = IRQ_TYPE_NONE;
397 girq->handler = handle_level_irq;
398 gc->to_irq = ep93xx_gpio_f_to_irq;
399 }
400
401 return devm_gpiochip_add_data(dev, gc, epg);
402}
403
404static int ep93xx_gpio_probe(struct platform_device *pdev)
405{
406 struct ep93xx_gpio *epg;
407 int i;
408
409 epg = devm_kzalloc(&pdev->dev, sizeof(*epg), GFP_KERNEL);
410 if (!epg)
411 return -ENOMEM;
412
413 epg->base = devm_platform_ioremap_resource(pdev, 0);
414 if (IS_ERR(epg->base))
415 return PTR_ERR(epg->base);
416
417 for (i = 0; i < ARRAY_SIZE(ep93xx_gpio_banks); i++) {
418 struct gpio_chip *gc = &epg->gc[i];
419 struct ep93xx_gpio_bank *bank = &ep93xx_gpio_banks[i];
420
421 if (ep93xx_gpio_add_bank(gc, pdev, epg, bank))
422 dev_warn(&pdev->dev, "Unable to add gpio bank %s\n",
423 bank->label);
424 }
425
426 return 0;
427}
428
429static struct platform_driver ep93xx_gpio_driver = {
430 .driver = {
431 .name = "gpio-ep93xx",
432 },
433 .probe = ep93xx_gpio_probe,
434};
435
436static int __init ep93xx_gpio_init(void)
437{
438 return platform_driver_register(&ep93xx_gpio_driver);
439}
440postcore_initcall(ep93xx_gpio_init);
441
442MODULE_AUTHOR("Ryan Mallon <ryan@bluewatersys.com> "
443 "H Hartley Sweeten <hsweeten@visionengravers.com>");
444MODULE_DESCRIPTION("EP93XX GPIO driver");
445MODULE_LICENSE("GPL");