Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * GPIO controller in LSI ZEVIO SoCs.
4 *
5 * Author: Fabian Vogt <fabian@ritter-vogt.de>
6 */
7
8#include <linux/bitops.h>
9#include <linux/errno.h>
10#include <linux/init.h>
11#include <linux/io.h>
12#include <linux/mod_devicetable.h>
13#include <linux/platform_device.h>
14#include <linux/property.h>
15#include <linux/slab.h>
16#include <linux/spinlock.h>
17
18#include <linux/gpio/driver.h>
19
20/*
21 * Memory layout:
22 * This chip has four gpio sections, each controls 8 GPIOs.
23 * Bit 0 in section 0 is GPIO 0, bit 2 in section 1 is GPIO 10.
24 * Disclaimer: Reverse engineered!
25 * For more information refer to:
26 * http://hackspire.unsads.com/wiki/index.php/Memory-mapped_I/O_ports#90000000_-_General_Purpose_I.2FO_.28GPIO.29
27 *
28 * 0x00-0x3F: Section 0
29 * +0x00: Masked interrupt status (read-only)
30 * +0x04: R: Interrupt status W: Reset interrupt status
31 * +0x08: R: Interrupt mask W: Mask interrupt
32 * +0x0C: W: Unmask interrupt (write-only)
33 * +0x10: Direction: I/O=1/0
34 * +0x14: Output
35 * +0x18: Input (read-only)
36 * +0x20: R: Level interrupt W: Set as level interrupt
37 * 0x40-0x7F: Section 1
38 * 0x80-0xBF: Section 2
39 * 0xC0-0xFF: Section 3
40 */
41
42#define ZEVIO_GPIO_SECTION_SIZE 0x40
43
44/* Offsets to various registers */
45#define ZEVIO_GPIO_INT_MASKED_STATUS 0x00
46#define ZEVIO_GPIO_INT_STATUS 0x04
47#define ZEVIO_GPIO_INT_UNMASK 0x08
48#define ZEVIO_GPIO_INT_MASK 0x0C
49#define ZEVIO_GPIO_DIRECTION 0x10
50#define ZEVIO_GPIO_OUTPUT 0x14
51#define ZEVIO_GPIO_INPUT 0x18
52#define ZEVIO_GPIO_INT_STICKY 0x20
53
54/* Bit number of GPIO in its section */
55#define ZEVIO_GPIO_BIT(gpio) (gpio&7)
56
57struct zevio_gpio {
58 struct gpio_chip chip;
59 spinlock_t lock;
60 void __iomem *regs;
61};
62
63static inline u32 zevio_gpio_port_get(struct zevio_gpio *c, unsigned pin,
64 unsigned port_offset)
65{
66 unsigned section_offset = ((pin >> 3) & 3)*ZEVIO_GPIO_SECTION_SIZE;
67 return readl(IOMEM(c->regs + section_offset + port_offset));
68}
69
70static inline void zevio_gpio_port_set(struct zevio_gpio *c, unsigned pin,
71 unsigned port_offset, u32 val)
72{
73 unsigned section_offset = ((pin >> 3) & 3)*ZEVIO_GPIO_SECTION_SIZE;
74 writel(val, IOMEM(c->regs + section_offset + port_offset));
75}
76
77/* Functions for struct gpio_chip */
78static int zevio_gpio_get(struct gpio_chip *chip, unsigned pin)
79{
80 struct zevio_gpio *controller = gpiochip_get_data(chip);
81 u32 val, dir;
82
83 spin_lock(&controller->lock);
84 dir = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_DIRECTION);
85 if (dir & BIT(ZEVIO_GPIO_BIT(pin)))
86 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_INPUT);
87 else
88 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);
89 spin_unlock(&controller->lock);
90
91 return (val >> ZEVIO_GPIO_BIT(pin)) & 0x1;
92}
93
94static void zevio_gpio_set(struct gpio_chip *chip, unsigned pin, int value)
95{
96 struct zevio_gpio *controller = gpiochip_get_data(chip);
97 u32 val;
98
99 spin_lock(&controller->lock);
100 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);
101 if (value)
102 val |= BIT(ZEVIO_GPIO_BIT(pin));
103 else
104 val &= ~BIT(ZEVIO_GPIO_BIT(pin));
105
106 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_OUTPUT, val);
107 spin_unlock(&controller->lock);
108}
109
110static int zevio_gpio_direction_input(struct gpio_chip *chip, unsigned pin)
111{
112 struct zevio_gpio *controller = gpiochip_get_data(chip);
113 u32 val;
114
115 spin_lock(&controller->lock);
116
117 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_DIRECTION);
118 val |= BIT(ZEVIO_GPIO_BIT(pin));
119 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_DIRECTION, val);
120
121 spin_unlock(&controller->lock);
122
123 return 0;
124}
125
126static int zevio_gpio_direction_output(struct gpio_chip *chip,
127 unsigned pin, int value)
128{
129 struct zevio_gpio *controller = gpiochip_get_data(chip);
130 u32 val;
131
132 spin_lock(&controller->lock);
133 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);
134 if (value)
135 val |= BIT(ZEVIO_GPIO_BIT(pin));
136 else
137 val &= ~BIT(ZEVIO_GPIO_BIT(pin));
138
139 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_OUTPUT, val);
140 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_DIRECTION);
141 val &= ~BIT(ZEVIO_GPIO_BIT(pin));
142 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_DIRECTION, val);
143
144 spin_unlock(&controller->lock);
145
146 return 0;
147}
148
149static int zevio_gpio_to_irq(struct gpio_chip *chip, unsigned pin)
150{
151 /*
152 * TODO: Implement IRQs.
153 * Not implemented yet due to weird lockups
154 */
155
156 return -ENXIO;
157}
158
159static const struct gpio_chip zevio_gpio_chip = {
160 .direction_input = zevio_gpio_direction_input,
161 .direction_output = zevio_gpio_direction_output,
162 .set = zevio_gpio_set,
163 .get = zevio_gpio_get,
164 .to_irq = zevio_gpio_to_irq,
165 .base = 0,
166 .owner = THIS_MODULE,
167 .ngpio = 32,
168};
169
170/* Initialization */
171static int zevio_gpio_probe(struct platform_device *pdev)
172{
173 struct device *dev = &pdev->dev;
174 struct zevio_gpio *controller;
175 int status, i;
176
177 controller = devm_kzalloc(&pdev->dev, sizeof(*controller), GFP_KERNEL);
178 if (!controller)
179 return -ENOMEM;
180
181 /* Copy our reference */
182 controller->chip = zevio_gpio_chip;
183 controller->chip.parent = &pdev->dev;
184
185 controller->chip.label = devm_kasprintf(dev, GFP_KERNEL, "%pfw", dev_fwnode(dev));
186 if (!controller->chip.label)
187 return -ENOMEM;
188
189 controller->regs = devm_platform_ioremap_resource(pdev, 0);
190 if (IS_ERR(controller->regs))
191 return dev_err_probe(&pdev->dev, PTR_ERR(controller->regs),
192 "failed to ioremap memory resource\n");
193
194 status = devm_gpiochip_add_data(&pdev->dev, &controller->chip, controller);
195 if (status) {
196 dev_err(&pdev->dev, "failed to add gpiochip: %d\n", status);
197 return status;
198 }
199
200 spin_lock_init(&controller->lock);
201
202 /* Disable interrupts, they only cause errors */
203 for (i = 0; i < controller->chip.ngpio; i += 8)
204 zevio_gpio_port_set(controller, i, ZEVIO_GPIO_INT_MASK, 0xFF);
205
206 dev_dbg(controller->chip.parent, "ZEVIO GPIO controller set up!\n");
207
208 return 0;
209}
210
211static const struct of_device_id zevio_gpio_of_match[] = {
212 { .compatible = "lsi,zevio-gpio", },
213 { },
214};
215
216static struct platform_driver zevio_gpio_driver = {
217 .driver = {
218 .name = "gpio-zevio",
219 .of_match_table = zevio_gpio_of_match,
220 .suppress_bind_attrs = true,
221 },
222 .probe = zevio_gpio_probe,
223};
224builtin_platform_driver(zevio_gpio_driver);
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * GPIO controller in LSI ZEVIO SoCs.
4 *
5 * Author: Fabian Vogt <fabian@ritter-vogt.de>
6 */
7
8#include <linux/spinlock.h>
9#include <linux/errno.h>
10#include <linux/init.h>
11#include <linux/bitops.h>
12#include <linux/io.h>
13#include <linux/of_device.h>
14#include <linux/of_gpio.h>
15#include <linux/slab.h>
16#include <linux/gpio/driver.h>
17
18/*
19 * Memory layout:
20 * This chip has four gpio sections, each controls 8 GPIOs.
21 * Bit 0 in section 0 is GPIO 0, bit 2 in section 1 is GPIO 10.
22 * Disclaimer: Reverse engineered!
23 * For more information refer to:
24 * http://hackspire.unsads.com/wiki/index.php/Memory-mapped_I/O_ports#90000000_-_General_Purpose_I.2FO_.28GPIO.29
25 *
26 * 0x00-0x3F: Section 0
27 * +0x00: Masked interrupt status (read-only)
28 * +0x04: R: Interrupt status W: Reset interrupt status
29 * +0x08: R: Interrupt mask W: Mask interrupt
30 * +0x0C: W: Unmask interrupt (write-only)
31 * +0x10: Direction: I/O=1/0
32 * +0x14: Output
33 * +0x18: Input (read-only)
34 * +0x20: R: Level interrupt W: Set as level interrupt
35 * 0x40-0x7F: Section 1
36 * 0x80-0xBF: Section 2
37 * 0xC0-0xFF: Section 3
38 */
39
40#define ZEVIO_GPIO_SECTION_SIZE 0x40
41
42/* Offsets to various registers */
43#define ZEVIO_GPIO_INT_MASKED_STATUS 0x00
44#define ZEVIO_GPIO_INT_STATUS 0x04
45#define ZEVIO_GPIO_INT_UNMASK 0x08
46#define ZEVIO_GPIO_INT_MASK 0x0C
47#define ZEVIO_GPIO_DIRECTION 0x10
48#define ZEVIO_GPIO_OUTPUT 0x14
49#define ZEVIO_GPIO_INPUT 0x18
50#define ZEVIO_GPIO_INT_STICKY 0x20
51
52/* Bit number of GPIO in its section */
53#define ZEVIO_GPIO_BIT(gpio) (gpio&7)
54
55struct zevio_gpio {
56 spinlock_t lock;
57 struct of_mm_gpio_chip chip;
58};
59
60static inline u32 zevio_gpio_port_get(struct zevio_gpio *c, unsigned pin,
61 unsigned port_offset)
62{
63 unsigned section_offset = ((pin >> 3) & 3)*ZEVIO_GPIO_SECTION_SIZE;
64 return readl(IOMEM(c->chip.regs + section_offset + port_offset));
65}
66
67static inline void zevio_gpio_port_set(struct zevio_gpio *c, unsigned pin,
68 unsigned port_offset, u32 val)
69{
70 unsigned section_offset = ((pin >> 3) & 3)*ZEVIO_GPIO_SECTION_SIZE;
71 writel(val, IOMEM(c->chip.regs + section_offset + port_offset));
72}
73
74/* Functions for struct gpio_chip */
75static int zevio_gpio_get(struct gpio_chip *chip, unsigned pin)
76{
77 struct zevio_gpio *controller = gpiochip_get_data(chip);
78 u32 val, dir;
79
80 spin_lock(&controller->lock);
81 dir = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_DIRECTION);
82 if (dir & BIT(ZEVIO_GPIO_BIT(pin)))
83 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_INPUT);
84 else
85 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);
86 spin_unlock(&controller->lock);
87
88 return (val >> ZEVIO_GPIO_BIT(pin)) & 0x1;
89}
90
91static void zevio_gpio_set(struct gpio_chip *chip, unsigned pin, int value)
92{
93 struct zevio_gpio *controller = gpiochip_get_data(chip);
94 u32 val;
95
96 spin_lock(&controller->lock);
97 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);
98 if (value)
99 val |= BIT(ZEVIO_GPIO_BIT(pin));
100 else
101 val &= ~BIT(ZEVIO_GPIO_BIT(pin));
102
103 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_OUTPUT, val);
104 spin_unlock(&controller->lock);
105}
106
107static int zevio_gpio_direction_input(struct gpio_chip *chip, unsigned pin)
108{
109 struct zevio_gpio *controller = gpiochip_get_data(chip);
110 u32 val;
111
112 spin_lock(&controller->lock);
113
114 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_DIRECTION);
115 val |= BIT(ZEVIO_GPIO_BIT(pin));
116 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_DIRECTION, val);
117
118 spin_unlock(&controller->lock);
119
120 return 0;
121}
122
123static int zevio_gpio_direction_output(struct gpio_chip *chip,
124 unsigned pin, int value)
125{
126 struct zevio_gpio *controller = gpiochip_get_data(chip);
127 u32 val;
128
129 spin_lock(&controller->lock);
130 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_OUTPUT);
131 if (value)
132 val |= BIT(ZEVIO_GPIO_BIT(pin));
133 else
134 val &= ~BIT(ZEVIO_GPIO_BIT(pin));
135
136 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_OUTPUT, val);
137 val = zevio_gpio_port_get(controller, pin, ZEVIO_GPIO_DIRECTION);
138 val &= ~BIT(ZEVIO_GPIO_BIT(pin));
139 zevio_gpio_port_set(controller, pin, ZEVIO_GPIO_DIRECTION, val);
140
141 spin_unlock(&controller->lock);
142
143 return 0;
144}
145
146static int zevio_gpio_to_irq(struct gpio_chip *chip, unsigned pin)
147{
148 /*
149 * TODO: Implement IRQs.
150 * Not implemented yet due to weird lockups
151 */
152
153 return -ENXIO;
154}
155
156static const struct gpio_chip zevio_gpio_chip = {
157 .direction_input = zevio_gpio_direction_input,
158 .direction_output = zevio_gpio_direction_output,
159 .set = zevio_gpio_set,
160 .get = zevio_gpio_get,
161 .to_irq = zevio_gpio_to_irq,
162 .base = 0,
163 .owner = THIS_MODULE,
164 .ngpio = 32,
165 .of_gpio_n_cells = 2,
166};
167
168/* Initialization */
169static int zevio_gpio_probe(struct platform_device *pdev)
170{
171 struct zevio_gpio *controller;
172 int status, i;
173
174 controller = devm_kzalloc(&pdev->dev, sizeof(*controller), GFP_KERNEL);
175 if (!controller)
176 return -ENOMEM;
177
178 platform_set_drvdata(pdev, controller);
179
180 /* Copy our reference */
181 controller->chip.gc = zevio_gpio_chip;
182 controller->chip.gc.parent = &pdev->dev;
183
184 status = of_mm_gpiochip_add_data(pdev->dev.of_node,
185 &(controller->chip),
186 controller);
187 if (status) {
188 dev_err(&pdev->dev, "failed to add gpiochip: %d\n", status);
189 return status;
190 }
191
192 spin_lock_init(&controller->lock);
193
194 /* Disable interrupts, they only cause errors */
195 for (i = 0; i < controller->chip.gc.ngpio; i += 8)
196 zevio_gpio_port_set(controller, i, ZEVIO_GPIO_INT_MASK, 0xFF);
197
198 dev_dbg(controller->chip.gc.parent, "ZEVIO GPIO controller set up!\n");
199
200 return 0;
201}
202
203static const struct of_device_id zevio_gpio_of_match[] = {
204 { .compatible = "lsi,zevio-gpio", },
205 { },
206};
207
208static struct platform_driver zevio_gpio_driver = {
209 .driver = {
210 .name = "gpio-zevio",
211 .of_match_table = zevio_gpio_of_match,
212 .suppress_bind_attrs = true,
213 },
214 .probe = zevio_gpio_probe,
215};
216builtin_platform_driver(zevio_gpio_driver);