Loading...
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <drm/drm_edid.h>
25#include <drm/drm_fourcc.h>
26#include <drm/drm_modeset_helper.h>
27#include <drm/drm_modeset_helper_vtables.h>
28#include <drm/drm_vblank.h>
29
30#include "amdgpu.h"
31#include "amdgpu_pm.h"
32#include "amdgpu_i2c.h"
33#include "vid.h"
34#include "atom.h"
35#include "amdgpu_atombios.h"
36#include "atombios_crtc.h"
37#include "atombios_encoders.h"
38#include "amdgpu_pll.h"
39#include "amdgpu_connectors.h"
40#include "amdgpu_display.h"
41#include "dce_v10_0.h"
42
43#include "dce/dce_10_0_d.h"
44#include "dce/dce_10_0_sh_mask.h"
45#include "dce/dce_10_0_enum.h"
46#include "oss/oss_3_0_d.h"
47#include "oss/oss_3_0_sh_mask.h"
48#include "gmc/gmc_8_1_d.h"
49#include "gmc/gmc_8_1_sh_mask.h"
50
51#include "ivsrcid/ivsrcid_vislands30.h"
52
53static void dce_v10_0_set_display_funcs(struct amdgpu_device *adev);
54static void dce_v10_0_set_irq_funcs(struct amdgpu_device *adev);
55static void dce_v10_0_hpd_int_ack(struct amdgpu_device *adev, int hpd);
56
57static const u32 crtc_offsets[] = {
58 CRTC0_REGISTER_OFFSET,
59 CRTC1_REGISTER_OFFSET,
60 CRTC2_REGISTER_OFFSET,
61 CRTC3_REGISTER_OFFSET,
62 CRTC4_REGISTER_OFFSET,
63 CRTC5_REGISTER_OFFSET,
64 CRTC6_REGISTER_OFFSET
65};
66
67static const u32 hpd_offsets[] = {
68 HPD0_REGISTER_OFFSET,
69 HPD1_REGISTER_OFFSET,
70 HPD2_REGISTER_OFFSET,
71 HPD3_REGISTER_OFFSET,
72 HPD4_REGISTER_OFFSET,
73 HPD5_REGISTER_OFFSET
74};
75
76static const uint32_t dig_offsets[] = {
77 DIG0_REGISTER_OFFSET,
78 DIG1_REGISTER_OFFSET,
79 DIG2_REGISTER_OFFSET,
80 DIG3_REGISTER_OFFSET,
81 DIG4_REGISTER_OFFSET,
82 DIG5_REGISTER_OFFSET,
83 DIG6_REGISTER_OFFSET
84};
85
86static const struct {
87 uint32_t reg;
88 uint32_t vblank;
89 uint32_t vline;
90 uint32_t hpd;
91
92} interrupt_status_offsets[] = { {
93 .reg = mmDISP_INTERRUPT_STATUS,
94 .vblank = DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK,
95 .vline = DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK,
96 .hpd = DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK
97}, {
98 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE,
99 .vblank = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK,
100 .vline = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK,
101 .hpd = DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK
102}, {
103 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE2,
104 .vblank = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK,
105 .vline = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK,
106 .hpd = DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK
107}, {
108 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE3,
109 .vblank = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK,
110 .vline = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK,
111 .hpd = DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK
112}, {
113 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE4,
114 .vblank = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK,
115 .vline = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK,
116 .hpd = DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK
117}, {
118 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE5,
119 .vblank = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK,
120 .vline = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK,
121 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
122} };
123
124static const u32 golden_settings_tonga_a11[] = {
125 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
126 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
127 mmFBC_MISC, 0x1f311fff, 0x12300000,
128 mmHDMI_CONTROL, 0x31000111, 0x00000011,
129};
130
131static const u32 tonga_mgcg_cgcg_init[] = {
132 mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,
133 mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,
134};
135
136static const u32 golden_settings_fiji_a10[] = {
137 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
138 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
139 mmFBC_MISC, 0x1f311fff, 0x12300000,
140 mmHDMI_CONTROL, 0x31000111, 0x00000011,
141};
142
143static const u32 fiji_mgcg_cgcg_init[] = {
144 mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,
145 mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,
146};
147
148static void dce_v10_0_init_golden_registers(struct amdgpu_device *adev)
149{
150 switch (adev->asic_type) {
151 case CHIP_FIJI:
152 amdgpu_device_program_register_sequence(adev,
153 fiji_mgcg_cgcg_init,
154 ARRAY_SIZE(fiji_mgcg_cgcg_init));
155 amdgpu_device_program_register_sequence(adev,
156 golden_settings_fiji_a10,
157 ARRAY_SIZE(golden_settings_fiji_a10));
158 break;
159 case CHIP_TONGA:
160 amdgpu_device_program_register_sequence(adev,
161 tonga_mgcg_cgcg_init,
162 ARRAY_SIZE(tonga_mgcg_cgcg_init));
163 amdgpu_device_program_register_sequence(adev,
164 golden_settings_tonga_a11,
165 ARRAY_SIZE(golden_settings_tonga_a11));
166 break;
167 default:
168 break;
169 }
170}
171
172static u32 dce_v10_0_audio_endpt_rreg(struct amdgpu_device *adev,
173 u32 block_offset, u32 reg)
174{
175 unsigned long flags;
176 u32 r;
177
178 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
179 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
180 r = RREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset);
181 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
182
183 return r;
184}
185
186static void dce_v10_0_audio_endpt_wreg(struct amdgpu_device *adev,
187 u32 block_offset, u32 reg, u32 v)
188{
189 unsigned long flags;
190
191 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
192 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
193 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset, v);
194 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
195}
196
197static u32 dce_v10_0_vblank_get_counter(struct amdgpu_device *adev, int crtc)
198{
199 if (crtc >= adev->mode_info.num_crtc)
200 return 0;
201 else
202 return RREG32(mmCRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]);
203}
204
205static void dce_v10_0_pageflip_interrupt_init(struct amdgpu_device *adev)
206{
207 unsigned i;
208
209 /* Enable pflip interrupts */
210 for (i = 0; i < adev->mode_info.num_crtc; i++)
211 amdgpu_irq_get(adev, &adev->pageflip_irq, i);
212}
213
214static void dce_v10_0_pageflip_interrupt_fini(struct amdgpu_device *adev)
215{
216 unsigned i;
217
218 /* Disable pflip interrupts */
219 for (i = 0; i < adev->mode_info.num_crtc; i++)
220 amdgpu_irq_put(adev, &adev->pageflip_irq, i);
221}
222
223/**
224 * dce_v10_0_page_flip - pageflip callback.
225 *
226 * @adev: amdgpu_device pointer
227 * @crtc_id: crtc to cleanup pageflip on
228 * @crtc_base: new address of the crtc (GPU MC address)
229 * @async: asynchronous flip
230 *
231 * Triggers the actual pageflip by updating the primary
232 * surface base address.
233 */
234static void dce_v10_0_page_flip(struct amdgpu_device *adev,
235 int crtc_id, u64 crtc_base, bool async)
236{
237 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
238 struct drm_framebuffer *fb = amdgpu_crtc->base.primary->fb;
239 u32 tmp;
240
241 /* flip at hsync for async, default is vsync */
242 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
243 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
244 GRPH_SURFACE_UPDATE_H_RETRACE_EN, async ? 1 : 0);
245 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
246 /* update pitch */
247 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset,
248 fb->pitches[0] / fb->format->cpp[0]);
249 /* update the primary scanout address */
250 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
251 upper_32_bits(crtc_base));
252 /* writing to the low address triggers the update */
253 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
254 lower_32_bits(crtc_base));
255 /* post the write */
256 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset);
257}
258
259static int dce_v10_0_crtc_get_scanoutpos(struct amdgpu_device *adev, int crtc,
260 u32 *vbl, u32 *position)
261{
262 if ((crtc < 0) || (crtc >= adev->mode_info.num_crtc))
263 return -EINVAL;
264
265 *vbl = RREG32(mmCRTC_V_BLANK_START_END + crtc_offsets[crtc]);
266 *position = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);
267
268 return 0;
269}
270
271/**
272 * dce_v10_0_hpd_sense - hpd sense callback.
273 *
274 * @adev: amdgpu_device pointer
275 * @hpd: hpd (hotplug detect) pin
276 *
277 * Checks if a digital monitor is connected (evergreen+).
278 * Returns true if connected, false if not connected.
279 */
280static bool dce_v10_0_hpd_sense(struct amdgpu_device *adev,
281 enum amdgpu_hpd_id hpd)
282{
283 bool connected = false;
284
285 if (hpd >= adev->mode_info.num_hpd)
286 return connected;
287
288 if (RREG32(mmDC_HPD_INT_STATUS + hpd_offsets[hpd]) &
289 DC_HPD_INT_STATUS__DC_HPD_SENSE_MASK)
290 connected = true;
291
292 return connected;
293}
294
295/**
296 * dce_v10_0_hpd_set_polarity - hpd set polarity callback.
297 *
298 * @adev: amdgpu_device pointer
299 * @hpd: hpd (hotplug detect) pin
300 *
301 * Set the polarity of the hpd pin (evergreen+).
302 */
303static void dce_v10_0_hpd_set_polarity(struct amdgpu_device *adev,
304 enum amdgpu_hpd_id hpd)
305{
306 u32 tmp;
307 bool connected = dce_v10_0_hpd_sense(adev, hpd);
308
309 if (hpd >= adev->mode_info.num_hpd)
310 return;
311
312 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
313 if (connected)
314 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 0);
315 else
316 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 1);
317 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
318}
319
320/**
321 * dce_v10_0_hpd_init - hpd setup callback.
322 *
323 * @adev: amdgpu_device pointer
324 *
325 * Setup the hpd pins used by the card (evergreen+).
326 * Enable the pin, set the polarity, and enable the hpd interrupts.
327 */
328static void dce_v10_0_hpd_init(struct amdgpu_device *adev)
329{
330 struct drm_device *dev = adev_to_drm(adev);
331 struct drm_connector *connector;
332 struct drm_connector_list_iter iter;
333 u32 tmp;
334
335 drm_connector_list_iter_begin(dev, &iter);
336 drm_for_each_connector_iter(connector, &iter) {
337 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
338
339 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
340 continue;
341
342 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP ||
343 connector->connector_type == DRM_MODE_CONNECTOR_LVDS) {
344 /* don't try to enable hpd on eDP or LVDS avoid breaking the
345 * aux dp channel on imac and help (but not completely fix)
346 * https://bugzilla.redhat.com/show_bug.cgi?id=726143
347 * also avoid interrupt storms during dpms.
348 */
349 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
350 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
351 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
352 continue;
353 }
354
355 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
356 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 1);
357 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
358
359 tmp = RREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd]);
360 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
361 DC_HPD_CONNECT_INT_DELAY,
362 AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS);
363 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
364 DC_HPD_DISCONNECT_INT_DELAY,
365 AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS);
366 WREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
367
368 dce_v10_0_hpd_int_ack(adev, amdgpu_connector->hpd.hpd);
369 dce_v10_0_hpd_set_polarity(adev, amdgpu_connector->hpd.hpd);
370 amdgpu_irq_get(adev, &adev->hpd_irq,
371 amdgpu_connector->hpd.hpd);
372 }
373 drm_connector_list_iter_end(&iter);
374}
375
376/**
377 * dce_v10_0_hpd_fini - hpd tear down callback.
378 *
379 * @adev: amdgpu_device pointer
380 *
381 * Tear down the hpd pins used by the card (evergreen+).
382 * Disable the hpd interrupts.
383 */
384static void dce_v10_0_hpd_fini(struct amdgpu_device *adev)
385{
386 struct drm_device *dev = adev_to_drm(adev);
387 struct drm_connector *connector;
388 struct drm_connector_list_iter iter;
389 u32 tmp;
390
391 drm_connector_list_iter_begin(dev, &iter);
392 drm_for_each_connector_iter(connector, &iter) {
393 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
394
395 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
396 continue;
397
398 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
399 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 0);
400 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
401
402 amdgpu_irq_put(adev, &adev->hpd_irq,
403 amdgpu_connector->hpd.hpd);
404 }
405 drm_connector_list_iter_end(&iter);
406}
407
408static u32 dce_v10_0_hpd_get_gpio_reg(struct amdgpu_device *adev)
409{
410 return mmDC_GPIO_HPD_A;
411}
412
413static bool dce_v10_0_is_display_hung(struct amdgpu_device *adev)
414{
415 u32 crtc_hung = 0;
416 u32 crtc_status[6];
417 u32 i, j, tmp;
418
419 for (i = 0; i < adev->mode_info.num_crtc; i++) {
420 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
421 if (REG_GET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN)) {
422 crtc_status[i] = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
423 crtc_hung |= (1 << i);
424 }
425 }
426
427 for (j = 0; j < 10; j++) {
428 for (i = 0; i < adev->mode_info.num_crtc; i++) {
429 if (crtc_hung & (1 << i)) {
430 tmp = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
431 if (tmp != crtc_status[i])
432 crtc_hung &= ~(1 << i);
433 }
434 }
435 if (crtc_hung == 0)
436 return false;
437 udelay(100);
438 }
439
440 return true;
441}
442
443static void dce_v10_0_set_vga_render_state(struct amdgpu_device *adev,
444 bool render)
445{
446 u32 tmp;
447
448 /* Lockout access through VGA aperture*/
449 tmp = RREG32(mmVGA_HDP_CONTROL);
450 if (render)
451 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
452 else
453 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
454 WREG32(mmVGA_HDP_CONTROL, tmp);
455
456 /* disable VGA render */
457 tmp = RREG32(mmVGA_RENDER_CONTROL);
458 if (render)
459 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1);
460 else
461 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
462 WREG32(mmVGA_RENDER_CONTROL, tmp);
463}
464
465static int dce_v10_0_get_num_crtc(struct amdgpu_device *adev)
466{
467 int num_crtc = 0;
468
469 switch (adev->asic_type) {
470 case CHIP_FIJI:
471 case CHIP_TONGA:
472 num_crtc = 6;
473 break;
474 default:
475 num_crtc = 0;
476 }
477 return num_crtc;
478}
479
480void dce_v10_0_disable_dce(struct amdgpu_device *adev)
481{
482 /*Disable VGA render and enabled crtc, if has DCE engine*/
483 if (amdgpu_atombios_has_dce_engine_info(adev)) {
484 u32 tmp;
485 int crtc_enabled, i;
486
487 dce_v10_0_set_vga_render_state(adev, false);
488
489 /*Disable crtc*/
490 for (i = 0; i < dce_v10_0_get_num_crtc(adev); i++) {
491 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
492 CRTC_CONTROL, CRTC_MASTER_EN);
493 if (crtc_enabled) {
494 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);
495 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
496 tmp = REG_SET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN, 0);
497 WREG32(mmCRTC_CONTROL + crtc_offsets[i], tmp);
498 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);
499 }
500 }
501 }
502}
503
504static void dce_v10_0_program_fmt(struct drm_encoder *encoder)
505{
506 struct drm_device *dev = encoder->dev;
507 struct amdgpu_device *adev = drm_to_adev(dev);
508 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
509 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
510 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
511 int bpc = 0;
512 u32 tmp = 0;
513 enum amdgpu_connector_dither dither = AMDGPU_FMT_DITHER_DISABLE;
514
515 if (connector) {
516 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
517 bpc = amdgpu_connector_get_monitor_bpc(connector);
518 dither = amdgpu_connector->dither;
519 }
520
521 /* LVDS/eDP FMT is set up by atom */
522 if (amdgpu_encoder->devices & ATOM_DEVICE_LCD_SUPPORT)
523 return;
524
525 /* not needed for analog */
526 if ((amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||
527 (amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))
528 return;
529
530 if (bpc == 0)
531 return;
532
533 switch (bpc) {
534 case 6:
535 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
536 /* XXX sort out optimal dither settings */
537 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
538 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
539 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
540 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 0);
541 } else {
542 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
543 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 0);
544 }
545 break;
546 case 8:
547 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
548 /* XXX sort out optimal dither settings */
549 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
550 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
551 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
552 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
553 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 1);
554 } else {
555 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
556 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 1);
557 }
558 break;
559 case 10:
560 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
561 /* XXX sort out optimal dither settings */
562 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
563 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
564 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
565 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
566 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 2);
567 } else {
568 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
569 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 2);
570 }
571 break;
572 default:
573 /* not needed */
574 break;
575 }
576
577 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
578}
579
580
581/* display watermark setup */
582/**
583 * dce_v10_0_line_buffer_adjust - Set up the line buffer
584 *
585 * @adev: amdgpu_device pointer
586 * @amdgpu_crtc: the selected display controller
587 * @mode: the current display mode on the selected display
588 * controller
589 *
590 * Setup up the line buffer allocation for
591 * the selected display controller (CIK).
592 * Returns the line buffer size in pixels.
593 */
594static u32 dce_v10_0_line_buffer_adjust(struct amdgpu_device *adev,
595 struct amdgpu_crtc *amdgpu_crtc,
596 struct drm_display_mode *mode)
597{
598 u32 tmp, buffer_alloc, i, mem_cfg;
599 u32 pipe_offset = amdgpu_crtc->crtc_id;
600 /*
601 * Line Buffer Setup
602 * There are 6 line buffers, one for each display controllers.
603 * There are 3 partitions per LB. Select the number of partitions
604 * to enable based on the display width. For display widths larger
605 * than 4096, you need use to use 2 display controllers and combine
606 * them using the stereo blender.
607 */
608 if (amdgpu_crtc->base.enabled && mode) {
609 if (mode->crtc_hdisplay < 1920) {
610 mem_cfg = 1;
611 buffer_alloc = 2;
612 } else if (mode->crtc_hdisplay < 2560) {
613 mem_cfg = 2;
614 buffer_alloc = 2;
615 } else if (mode->crtc_hdisplay < 4096) {
616 mem_cfg = 0;
617 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
618 } else {
619 DRM_DEBUG_KMS("Mode too big for LB!\n");
620 mem_cfg = 0;
621 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
622 }
623 } else {
624 mem_cfg = 1;
625 buffer_alloc = 0;
626 }
627
628 tmp = RREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset);
629 tmp = REG_SET_FIELD(tmp, LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mem_cfg);
630 WREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset, tmp);
631
632 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
633 tmp = REG_SET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATED, buffer_alloc);
634 WREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset, tmp);
635
636 for (i = 0; i < adev->usec_timeout; i++) {
637 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
638 if (REG_GET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATION_COMPLETED))
639 break;
640 udelay(1);
641 }
642
643 if (amdgpu_crtc->base.enabled && mode) {
644 switch (mem_cfg) {
645 case 0:
646 default:
647 return 4096 * 2;
648 case 1:
649 return 1920 * 2;
650 case 2:
651 return 2560 * 2;
652 }
653 }
654
655 /* controller not enabled, so no lb used */
656 return 0;
657}
658
659/**
660 * cik_get_number_of_dram_channels - get the number of dram channels
661 *
662 * @adev: amdgpu_device pointer
663 *
664 * Look up the number of video ram channels (CIK).
665 * Used for display watermark bandwidth calculations
666 * Returns the number of dram channels
667 */
668static u32 cik_get_number_of_dram_channels(struct amdgpu_device *adev)
669{
670 u32 tmp = RREG32(mmMC_SHARED_CHMAP);
671
672 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {
673 case 0:
674 default:
675 return 1;
676 case 1:
677 return 2;
678 case 2:
679 return 4;
680 case 3:
681 return 8;
682 case 4:
683 return 3;
684 case 5:
685 return 6;
686 case 6:
687 return 10;
688 case 7:
689 return 12;
690 case 8:
691 return 16;
692 }
693}
694
695struct dce10_wm_params {
696 u32 dram_channels; /* number of dram channels */
697 u32 yclk; /* bandwidth per dram data pin in kHz */
698 u32 sclk; /* engine clock in kHz */
699 u32 disp_clk; /* display clock in kHz */
700 u32 src_width; /* viewport width */
701 u32 active_time; /* active display time in ns */
702 u32 blank_time; /* blank time in ns */
703 bool interlaced; /* mode is interlaced */
704 fixed20_12 vsc; /* vertical scale ratio */
705 u32 num_heads; /* number of active crtcs */
706 u32 bytes_per_pixel; /* bytes per pixel display + overlay */
707 u32 lb_size; /* line buffer allocated to pipe */
708 u32 vtaps; /* vertical scaler taps */
709};
710
711/**
712 * dce_v10_0_dram_bandwidth - get the dram bandwidth
713 *
714 * @wm: watermark calculation data
715 *
716 * Calculate the raw dram bandwidth (CIK).
717 * Used for display watermark bandwidth calculations
718 * Returns the dram bandwidth in MBytes/s
719 */
720static u32 dce_v10_0_dram_bandwidth(struct dce10_wm_params *wm)
721{
722 /* Calculate raw DRAM Bandwidth */
723 fixed20_12 dram_efficiency; /* 0.7 */
724 fixed20_12 yclk, dram_channels, bandwidth;
725 fixed20_12 a;
726
727 a.full = dfixed_const(1000);
728 yclk.full = dfixed_const(wm->yclk);
729 yclk.full = dfixed_div(yclk, a);
730 dram_channels.full = dfixed_const(wm->dram_channels * 4);
731 a.full = dfixed_const(10);
732 dram_efficiency.full = dfixed_const(7);
733 dram_efficiency.full = dfixed_div(dram_efficiency, a);
734 bandwidth.full = dfixed_mul(dram_channels, yclk);
735 bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);
736
737 return dfixed_trunc(bandwidth);
738}
739
740/**
741 * dce_v10_0_dram_bandwidth_for_display - get the dram bandwidth for display
742 *
743 * @wm: watermark calculation data
744 *
745 * Calculate the dram bandwidth used for display (CIK).
746 * Used for display watermark bandwidth calculations
747 * Returns the dram bandwidth for display in MBytes/s
748 */
749static u32 dce_v10_0_dram_bandwidth_for_display(struct dce10_wm_params *wm)
750{
751 /* Calculate DRAM Bandwidth and the part allocated to display. */
752 fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */
753 fixed20_12 yclk, dram_channels, bandwidth;
754 fixed20_12 a;
755
756 a.full = dfixed_const(1000);
757 yclk.full = dfixed_const(wm->yclk);
758 yclk.full = dfixed_div(yclk, a);
759 dram_channels.full = dfixed_const(wm->dram_channels * 4);
760 a.full = dfixed_const(10);
761 disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */
762 disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);
763 bandwidth.full = dfixed_mul(dram_channels, yclk);
764 bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);
765
766 return dfixed_trunc(bandwidth);
767}
768
769/**
770 * dce_v10_0_data_return_bandwidth - get the data return bandwidth
771 *
772 * @wm: watermark calculation data
773 *
774 * Calculate the data return bandwidth used for display (CIK).
775 * Used for display watermark bandwidth calculations
776 * Returns the data return bandwidth in MBytes/s
777 */
778static u32 dce_v10_0_data_return_bandwidth(struct dce10_wm_params *wm)
779{
780 /* Calculate the display Data return Bandwidth */
781 fixed20_12 return_efficiency; /* 0.8 */
782 fixed20_12 sclk, bandwidth;
783 fixed20_12 a;
784
785 a.full = dfixed_const(1000);
786 sclk.full = dfixed_const(wm->sclk);
787 sclk.full = dfixed_div(sclk, a);
788 a.full = dfixed_const(10);
789 return_efficiency.full = dfixed_const(8);
790 return_efficiency.full = dfixed_div(return_efficiency, a);
791 a.full = dfixed_const(32);
792 bandwidth.full = dfixed_mul(a, sclk);
793 bandwidth.full = dfixed_mul(bandwidth, return_efficiency);
794
795 return dfixed_trunc(bandwidth);
796}
797
798/**
799 * dce_v10_0_dmif_request_bandwidth - get the dmif bandwidth
800 *
801 * @wm: watermark calculation data
802 *
803 * Calculate the dmif bandwidth used for display (CIK).
804 * Used for display watermark bandwidth calculations
805 * Returns the dmif bandwidth in MBytes/s
806 */
807static u32 dce_v10_0_dmif_request_bandwidth(struct dce10_wm_params *wm)
808{
809 /* Calculate the DMIF Request Bandwidth */
810 fixed20_12 disp_clk_request_efficiency; /* 0.8 */
811 fixed20_12 disp_clk, bandwidth;
812 fixed20_12 a, b;
813
814 a.full = dfixed_const(1000);
815 disp_clk.full = dfixed_const(wm->disp_clk);
816 disp_clk.full = dfixed_div(disp_clk, a);
817 a.full = dfixed_const(32);
818 b.full = dfixed_mul(a, disp_clk);
819
820 a.full = dfixed_const(10);
821 disp_clk_request_efficiency.full = dfixed_const(8);
822 disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);
823
824 bandwidth.full = dfixed_mul(b, disp_clk_request_efficiency);
825
826 return dfixed_trunc(bandwidth);
827}
828
829/**
830 * dce_v10_0_available_bandwidth - get the min available bandwidth
831 *
832 * @wm: watermark calculation data
833 *
834 * Calculate the min available bandwidth used for display (CIK).
835 * Used for display watermark bandwidth calculations
836 * Returns the min available bandwidth in MBytes/s
837 */
838static u32 dce_v10_0_available_bandwidth(struct dce10_wm_params *wm)
839{
840 /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */
841 u32 dram_bandwidth = dce_v10_0_dram_bandwidth(wm);
842 u32 data_return_bandwidth = dce_v10_0_data_return_bandwidth(wm);
843 u32 dmif_req_bandwidth = dce_v10_0_dmif_request_bandwidth(wm);
844
845 return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));
846}
847
848/**
849 * dce_v10_0_average_bandwidth - get the average available bandwidth
850 *
851 * @wm: watermark calculation data
852 *
853 * Calculate the average available bandwidth used for display (CIK).
854 * Used for display watermark bandwidth calculations
855 * Returns the average available bandwidth in MBytes/s
856 */
857static u32 dce_v10_0_average_bandwidth(struct dce10_wm_params *wm)
858{
859 /* Calculate the display mode Average Bandwidth
860 * DisplayMode should contain the source and destination dimensions,
861 * timing, etc.
862 */
863 fixed20_12 bpp;
864 fixed20_12 line_time;
865 fixed20_12 src_width;
866 fixed20_12 bandwidth;
867 fixed20_12 a;
868
869 a.full = dfixed_const(1000);
870 line_time.full = dfixed_const(wm->active_time + wm->blank_time);
871 line_time.full = dfixed_div(line_time, a);
872 bpp.full = dfixed_const(wm->bytes_per_pixel);
873 src_width.full = dfixed_const(wm->src_width);
874 bandwidth.full = dfixed_mul(src_width, bpp);
875 bandwidth.full = dfixed_mul(bandwidth, wm->vsc);
876 bandwidth.full = dfixed_div(bandwidth, line_time);
877
878 return dfixed_trunc(bandwidth);
879}
880
881/**
882 * dce_v10_0_latency_watermark - get the latency watermark
883 *
884 * @wm: watermark calculation data
885 *
886 * Calculate the latency watermark (CIK).
887 * Used for display watermark bandwidth calculations
888 * Returns the latency watermark in ns
889 */
890static u32 dce_v10_0_latency_watermark(struct dce10_wm_params *wm)
891{
892 /* First calculate the latency in ns */
893 u32 mc_latency = 2000; /* 2000 ns. */
894 u32 available_bandwidth = dce_v10_0_available_bandwidth(wm);
895 u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;
896 u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;
897 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */
898 u32 other_heads_data_return_time = ((wm->num_heads + 1) * worst_chunk_return_time) +
899 (wm->num_heads * cursor_line_pair_return_time);
900 u32 latency = mc_latency + other_heads_data_return_time + dc_latency;
901 u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;
902 u32 tmp, dmif_size = 12288;
903 fixed20_12 a, b, c;
904
905 if (wm->num_heads == 0)
906 return 0;
907
908 a.full = dfixed_const(2);
909 b.full = dfixed_const(1);
910 if ((wm->vsc.full > a.full) ||
911 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) ||
912 (wm->vtaps >= 5) ||
913 ((wm->vsc.full >= a.full) && wm->interlaced))
914 max_src_lines_per_dst_line = 4;
915 else
916 max_src_lines_per_dst_line = 2;
917
918 a.full = dfixed_const(available_bandwidth);
919 b.full = dfixed_const(wm->num_heads);
920 a.full = dfixed_div(a, b);
921 tmp = div_u64((u64) dmif_size * (u64) wm->disp_clk, mc_latency + 512);
922 tmp = min(dfixed_trunc(a), tmp);
923
924 lb_fill_bw = min(tmp, wm->disp_clk * wm->bytes_per_pixel / 1000);
925
926 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
927 b.full = dfixed_const(1000);
928 c.full = dfixed_const(lb_fill_bw);
929 b.full = dfixed_div(c, b);
930 a.full = dfixed_div(a, b);
931 line_fill_time = dfixed_trunc(a);
932
933 if (line_fill_time < wm->active_time)
934 return latency;
935 else
936 return latency + (line_fill_time - wm->active_time);
937
938}
939
940/**
941 * dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display - check
942 * average and available dram bandwidth
943 *
944 * @wm: watermark calculation data
945 *
946 * Check if the display average bandwidth fits in the display
947 * dram bandwidth (CIK).
948 * Used for display watermark bandwidth calculations
949 * Returns true if the display fits, false if not.
950 */
951static bool dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display(struct dce10_wm_params *wm)
952{
953 if (dce_v10_0_average_bandwidth(wm) <=
954 (dce_v10_0_dram_bandwidth_for_display(wm) / wm->num_heads))
955 return true;
956 else
957 return false;
958}
959
960/**
961 * dce_v10_0_average_bandwidth_vs_available_bandwidth - check
962 * average and available bandwidth
963 *
964 * @wm: watermark calculation data
965 *
966 * Check if the display average bandwidth fits in the display
967 * available bandwidth (CIK).
968 * Used for display watermark bandwidth calculations
969 * Returns true if the display fits, false if not.
970 */
971static bool dce_v10_0_average_bandwidth_vs_available_bandwidth(struct dce10_wm_params *wm)
972{
973 if (dce_v10_0_average_bandwidth(wm) <=
974 (dce_v10_0_available_bandwidth(wm) / wm->num_heads))
975 return true;
976 else
977 return false;
978}
979
980/**
981 * dce_v10_0_check_latency_hiding - check latency hiding
982 *
983 * @wm: watermark calculation data
984 *
985 * Check latency hiding (CIK).
986 * Used for display watermark bandwidth calculations
987 * Returns true if the display fits, false if not.
988 */
989static bool dce_v10_0_check_latency_hiding(struct dce10_wm_params *wm)
990{
991 u32 lb_partitions = wm->lb_size / wm->src_width;
992 u32 line_time = wm->active_time + wm->blank_time;
993 u32 latency_tolerant_lines;
994 u32 latency_hiding;
995 fixed20_12 a;
996
997 a.full = dfixed_const(1);
998 if (wm->vsc.full > a.full)
999 latency_tolerant_lines = 1;
1000 else {
1001 if (lb_partitions <= (wm->vtaps + 1))
1002 latency_tolerant_lines = 1;
1003 else
1004 latency_tolerant_lines = 2;
1005 }
1006
1007 latency_hiding = (latency_tolerant_lines * line_time + wm->blank_time);
1008
1009 if (dce_v10_0_latency_watermark(wm) <= latency_hiding)
1010 return true;
1011 else
1012 return false;
1013}
1014
1015/**
1016 * dce_v10_0_program_watermarks - program display watermarks
1017 *
1018 * @adev: amdgpu_device pointer
1019 * @amdgpu_crtc: the selected display controller
1020 * @lb_size: line buffer size
1021 * @num_heads: number of display controllers in use
1022 *
1023 * Calculate and program the display watermarks for the
1024 * selected display controller (CIK).
1025 */
1026static void dce_v10_0_program_watermarks(struct amdgpu_device *adev,
1027 struct amdgpu_crtc *amdgpu_crtc,
1028 u32 lb_size, u32 num_heads)
1029{
1030 struct drm_display_mode *mode = &amdgpu_crtc->base.mode;
1031 struct dce10_wm_params wm_low, wm_high;
1032 u32 active_time;
1033 u32 line_time = 0;
1034 u32 latency_watermark_a = 0, latency_watermark_b = 0;
1035 u32 tmp, wm_mask, lb_vblank_lead_lines = 0;
1036
1037 if (amdgpu_crtc->base.enabled && num_heads && mode) {
1038 active_time = (u32) div_u64((u64)mode->crtc_hdisplay * 1000000,
1039 (u32)mode->clock);
1040 line_time = (u32) div_u64((u64)mode->crtc_htotal * 1000000,
1041 (u32)mode->clock);
1042 line_time = min_t(u32, line_time, 65535);
1043
1044 /* watermark for high clocks */
1045 if (adev->pm.dpm_enabled) {
1046 wm_high.yclk =
1047 amdgpu_dpm_get_mclk(adev, false) * 10;
1048 wm_high.sclk =
1049 amdgpu_dpm_get_sclk(adev, false) * 10;
1050 } else {
1051 wm_high.yclk = adev->pm.current_mclk * 10;
1052 wm_high.sclk = adev->pm.current_sclk * 10;
1053 }
1054
1055 wm_high.disp_clk = mode->clock;
1056 wm_high.src_width = mode->crtc_hdisplay;
1057 wm_high.active_time = active_time;
1058 wm_high.blank_time = line_time - wm_high.active_time;
1059 wm_high.interlaced = false;
1060 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1061 wm_high.interlaced = true;
1062 wm_high.vsc = amdgpu_crtc->vsc;
1063 wm_high.vtaps = 1;
1064 if (amdgpu_crtc->rmx_type != RMX_OFF)
1065 wm_high.vtaps = 2;
1066 wm_high.bytes_per_pixel = 4; /* XXX: get this from fb config */
1067 wm_high.lb_size = lb_size;
1068 wm_high.dram_channels = cik_get_number_of_dram_channels(adev);
1069 wm_high.num_heads = num_heads;
1070
1071 /* set for high clocks */
1072 latency_watermark_a = min_t(u32, dce_v10_0_latency_watermark(&wm_high), 65535);
1073
1074 /* possibly force display priority to high */
1075 /* should really do this at mode validation time... */
1076 if (!dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_high) ||
1077 !dce_v10_0_average_bandwidth_vs_available_bandwidth(&wm_high) ||
1078 !dce_v10_0_check_latency_hiding(&wm_high) ||
1079 (adev->mode_info.disp_priority == 2)) {
1080 DRM_DEBUG_KMS("force priority to high\n");
1081 }
1082
1083 /* watermark for low clocks */
1084 if (adev->pm.dpm_enabled) {
1085 wm_low.yclk =
1086 amdgpu_dpm_get_mclk(adev, true) * 10;
1087 wm_low.sclk =
1088 amdgpu_dpm_get_sclk(adev, true) * 10;
1089 } else {
1090 wm_low.yclk = adev->pm.current_mclk * 10;
1091 wm_low.sclk = adev->pm.current_sclk * 10;
1092 }
1093
1094 wm_low.disp_clk = mode->clock;
1095 wm_low.src_width = mode->crtc_hdisplay;
1096 wm_low.active_time = active_time;
1097 wm_low.blank_time = line_time - wm_low.active_time;
1098 wm_low.interlaced = false;
1099 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1100 wm_low.interlaced = true;
1101 wm_low.vsc = amdgpu_crtc->vsc;
1102 wm_low.vtaps = 1;
1103 if (amdgpu_crtc->rmx_type != RMX_OFF)
1104 wm_low.vtaps = 2;
1105 wm_low.bytes_per_pixel = 4; /* XXX: get this from fb config */
1106 wm_low.lb_size = lb_size;
1107 wm_low.dram_channels = cik_get_number_of_dram_channels(adev);
1108 wm_low.num_heads = num_heads;
1109
1110 /* set for low clocks */
1111 latency_watermark_b = min_t(u32, dce_v10_0_latency_watermark(&wm_low), 65535);
1112
1113 /* possibly force display priority to high */
1114 /* should really do this at mode validation time... */
1115 if (!dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_low) ||
1116 !dce_v10_0_average_bandwidth_vs_available_bandwidth(&wm_low) ||
1117 !dce_v10_0_check_latency_hiding(&wm_low) ||
1118 (adev->mode_info.disp_priority == 2)) {
1119 DRM_DEBUG_KMS("force priority to high\n");
1120 }
1121 lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode->crtc_hdisplay);
1122 }
1123
1124 /* select wm A */
1125 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset);
1126 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 1);
1127 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1128 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1129 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_a);
1130 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1131 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1132 /* select wm B */
1133 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 2);
1134 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1135 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1136 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_b);
1137 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1138 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1139 /* restore original selection */
1140 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask);
1141
1142 /* save values for DPM */
1143 amdgpu_crtc->line_time = line_time;
1144 amdgpu_crtc->wm_high = latency_watermark_a;
1145 amdgpu_crtc->wm_low = latency_watermark_b;
1146 /* Save number of lines the linebuffer leads before the scanout */
1147 amdgpu_crtc->lb_vblank_lead_lines = lb_vblank_lead_lines;
1148}
1149
1150/**
1151 * dce_v10_0_bandwidth_update - program display watermarks
1152 *
1153 * @adev: amdgpu_device pointer
1154 *
1155 * Calculate and program the display watermarks and line
1156 * buffer allocation (CIK).
1157 */
1158static void dce_v10_0_bandwidth_update(struct amdgpu_device *adev)
1159{
1160 struct drm_display_mode *mode = NULL;
1161 u32 num_heads = 0, lb_size;
1162 int i;
1163
1164 amdgpu_display_update_priority(adev);
1165
1166 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1167 if (adev->mode_info.crtcs[i]->base.enabled)
1168 num_heads++;
1169 }
1170 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1171 mode = &adev->mode_info.crtcs[i]->base.mode;
1172 lb_size = dce_v10_0_line_buffer_adjust(adev, adev->mode_info.crtcs[i], mode);
1173 dce_v10_0_program_watermarks(adev, adev->mode_info.crtcs[i],
1174 lb_size, num_heads);
1175 }
1176}
1177
1178static void dce_v10_0_audio_get_connected_pins(struct amdgpu_device *adev)
1179{
1180 int i;
1181 u32 offset, tmp;
1182
1183 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1184 offset = adev->mode_info.audio.pin[i].offset;
1185 tmp = RREG32_AUDIO_ENDPT(offset,
1186 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT);
1187 if (((tmp &
1188 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK) >>
1189 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT) == 1)
1190 adev->mode_info.audio.pin[i].connected = false;
1191 else
1192 adev->mode_info.audio.pin[i].connected = true;
1193 }
1194}
1195
1196static struct amdgpu_audio_pin *dce_v10_0_audio_get_pin(struct amdgpu_device *adev)
1197{
1198 int i;
1199
1200 dce_v10_0_audio_get_connected_pins(adev);
1201
1202 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1203 if (adev->mode_info.audio.pin[i].connected)
1204 return &adev->mode_info.audio.pin[i];
1205 }
1206 DRM_ERROR("No connected audio pins found!\n");
1207 return NULL;
1208}
1209
1210static void dce_v10_0_afmt_audio_select_pin(struct drm_encoder *encoder)
1211{
1212 struct amdgpu_device *adev = drm_to_adev(encoder->dev);
1213 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1214 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1215 u32 tmp;
1216
1217 if (!dig || !dig->afmt || !dig->afmt->pin)
1218 return;
1219
1220 tmp = RREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset);
1221 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, dig->afmt->pin->id);
1222 WREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset, tmp);
1223}
1224
1225static void dce_v10_0_audio_write_latency_fields(struct drm_encoder *encoder,
1226 struct drm_display_mode *mode)
1227{
1228 struct drm_device *dev = encoder->dev;
1229 struct amdgpu_device *adev = drm_to_adev(dev);
1230 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1231 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1232 struct drm_connector *connector;
1233 struct drm_connector_list_iter iter;
1234 struct amdgpu_connector *amdgpu_connector = NULL;
1235 u32 tmp;
1236 int interlace = 0;
1237
1238 if (!dig || !dig->afmt || !dig->afmt->pin)
1239 return;
1240
1241 drm_connector_list_iter_begin(dev, &iter);
1242 drm_for_each_connector_iter(connector, &iter) {
1243 if (connector->encoder == encoder) {
1244 amdgpu_connector = to_amdgpu_connector(connector);
1245 break;
1246 }
1247 }
1248 drm_connector_list_iter_end(&iter);
1249
1250 if (!amdgpu_connector) {
1251 DRM_ERROR("Couldn't find encoder's connector\n");
1252 return;
1253 }
1254
1255 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1256 interlace = 1;
1257 if (connector->latency_present[interlace]) {
1258 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1259 VIDEO_LIPSYNC, connector->video_latency[interlace]);
1260 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1261 AUDIO_LIPSYNC, connector->audio_latency[interlace]);
1262 } else {
1263 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1264 VIDEO_LIPSYNC, 0);
1265 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1266 AUDIO_LIPSYNC, 0);
1267 }
1268 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1269 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC, tmp);
1270}
1271
1272static void dce_v10_0_audio_write_speaker_allocation(struct drm_encoder *encoder)
1273{
1274 struct drm_device *dev = encoder->dev;
1275 struct amdgpu_device *adev = drm_to_adev(dev);
1276 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1277 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1278 struct drm_connector *connector;
1279 struct drm_connector_list_iter iter;
1280 struct amdgpu_connector *amdgpu_connector = NULL;
1281 u32 tmp;
1282 u8 *sadb = NULL;
1283 int sad_count;
1284
1285 if (!dig || !dig->afmt || !dig->afmt->pin)
1286 return;
1287
1288 drm_connector_list_iter_begin(dev, &iter);
1289 drm_for_each_connector_iter(connector, &iter) {
1290 if (connector->encoder == encoder) {
1291 amdgpu_connector = to_amdgpu_connector(connector);
1292 break;
1293 }
1294 }
1295 drm_connector_list_iter_end(&iter);
1296
1297 if (!amdgpu_connector) {
1298 DRM_ERROR("Couldn't find encoder's connector\n");
1299 return;
1300 }
1301
1302 sad_count = drm_edid_to_speaker_allocation(amdgpu_connector->edid, &sadb);
1303 if (sad_count < 0) {
1304 DRM_ERROR("Couldn't read Speaker Allocation Data Block: %d\n", sad_count);
1305 sad_count = 0;
1306 }
1307
1308 /* program the speaker allocation */
1309 tmp = RREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1310 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER);
1311 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1312 DP_CONNECTION, 0);
1313 /* set HDMI mode */
1314 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1315 HDMI_CONNECTION, 1);
1316 if (sad_count)
1317 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1318 SPEAKER_ALLOCATION, sadb[0]);
1319 else
1320 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1321 SPEAKER_ALLOCATION, 5); /* stereo */
1322 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1323 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER, tmp);
1324
1325 kfree(sadb);
1326}
1327
1328static void dce_v10_0_audio_write_sad_regs(struct drm_encoder *encoder)
1329{
1330 struct drm_device *dev = encoder->dev;
1331 struct amdgpu_device *adev = drm_to_adev(dev);
1332 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1333 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1334 struct drm_connector *connector;
1335 struct drm_connector_list_iter iter;
1336 struct amdgpu_connector *amdgpu_connector = NULL;
1337 struct cea_sad *sads;
1338 int i, sad_count;
1339
1340 static const u16 eld_reg_to_type[][2] = {
1341 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
1342 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
1343 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
1344 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
1345 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
1346 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
1347 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
1348 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
1349 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
1350 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
1351 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
1352 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
1353 };
1354
1355 if (!dig || !dig->afmt || !dig->afmt->pin)
1356 return;
1357
1358 drm_connector_list_iter_begin(dev, &iter);
1359 drm_for_each_connector_iter(connector, &iter) {
1360 if (connector->encoder == encoder) {
1361 amdgpu_connector = to_amdgpu_connector(connector);
1362 break;
1363 }
1364 }
1365 drm_connector_list_iter_end(&iter);
1366
1367 if (!amdgpu_connector) {
1368 DRM_ERROR("Couldn't find encoder's connector\n");
1369 return;
1370 }
1371
1372 sad_count = drm_edid_to_sad(amdgpu_connector->edid, &sads);
1373 if (sad_count < 0)
1374 DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
1375 if (sad_count <= 0)
1376 return;
1377 BUG_ON(!sads);
1378
1379 for (i = 0; i < ARRAY_SIZE(eld_reg_to_type); i++) {
1380 u32 tmp = 0;
1381 u8 stereo_freqs = 0;
1382 int max_channels = -1;
1383 int j;
1384
1385 for (j = 0; j < sad_count; j++) {
1386 struct cea_sad *sad = &sads[j];
1387
1388 if (sad->format == eld_reg_to_type[i][1]) {
1389 if (sad->channels > max_channels) {
1390 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1391 MAX_CHANNELS, sad->channels);
1392 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1393 DESCRIPTOR_BYTE_2, sad->byte2);
1394 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1395 SUPPORTED_FREQUENCIES, sad->freq);
1396 max_channels = sad->channels;
1397 }
1398
1399 if (sad->format == HDMI_AUDIO_CODING_TYPE_PCM)
1400 stereo_freqs |= sad->freq;
1401 else
1402 break;
1403 }
1404 }
1405
1406 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1407 SUPPORTED_FREQUENCIES_STEREO, stereo_freqs);
1408 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset, eld_reg_to_type[i][0], tmp);
1409 }
1410
1411 kfree(sads);
1412}
1413
1414static void dce_v10_0_audio_enable(struct amdgpu_device *adev,
1415 struct amdgpu_audio_pin *pin,
1416 bool enable)
1417{
1418 if (!pin)
1419 return;
1420
1421 WREG32_AUDIO_ENDPT(pin->offset, ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL,
1422 enable ? AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK : 0);
1423}
1424
1425static const u32 pin_offsets[] = {
1426 AUD0_REGISTER_OFFSET,
1427 AUD1_REGISTER_OFFSET,
1428 AUD2_REGISTER_OFFSET,
1429 AUD3_REGISTER_OFFSET,
1430 AUD4_REGISTER_OFFSET,
1431 AUD5_REGISTER_OFFSET,
1432 AUD6_REGISTER_OFFSET,
1433};
1434
1435static int dce_v10_0_audio_init(struct amdgpu_device *adev)
1436{
1437 int i;
1438
1439 if (!amdgpu_audio)
1440 return 0;
1441
1442 adev->mode_info.audio.enabled = true;
1443
1444 adev->mode_info.audio.num_pins = 7;
1445
1446 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1447 adev->mode_info.audio.pin[i].channels = -1;
1448 adev->mode_info.audio.pin[i].rate = -1;
1449 adev->mode_info.audio.pin[i].bits_per_sample = -1;
1450 adev->mode_info.audio.pin[i].status_bits = 0;
1451 adev->mode_info.audio.pin[i].category_code = 0;
1452 adev->mode_info.audio.pin[i].connected = false;
1453 adev->mode_info.audio.pin[i].offset = pin_offsets[i];
1454 adev->mode_info.audio.pin[i].id = i;
1455 /* disable audio. it will be set up later */
1456 /* XXX remove once we switch to ip funcs */
1457 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1458 }
1459
1460 return 0;
1461}
1462
1463static void dce_v10_0_audio_fini(struct amdgpu_device *adev)
1464{
1465 int i;
1466
1467 if (!amdgpu_audio)
1468 return;
1469
1470 if (!adev->mode_info.audio.enabled)
1471 return;
1472
1473 for (i = 0; i < adev->mode_info.audio.num_pins; i++)
1474 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1475
1476 adev->mode_info.audio.enabled = false;
1477}
1478
1479/*
1480 * update the N and CTS parameters for a given pixel clock rate
1481 */
1482static void dce_v10_0_afmt_update_ACR(struct drm_encoder *encoder, uint32_t clock)
1483{
1484 struct drm_device *dev = encoder->dev;
1485 struct amdgpu_device *adev = drm_to_adev(dev);
1486 struct amdgpu_afmt_acr acr = amdgpu_afmt_acr(clock);
1487 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1488 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1489 u32 tmp;
1490
1491 tmp = RREG32(mmHDMI_ACR_32_0 + dig->afmt->offset);
1492 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz);
1493 WREG32(mmHDMI_ACR_32_0 + dig->afmt->offset, tmp);
1494 tmp = RREG32(mmHDMI_ACR_32_1 + dig->afmt->offset);
1495 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);
1496 WREG32(mmHDMI_ACR_32_1 + dig->afmt->offset, tmp);
1497
1498 tmp = RREG32(mmHDMI_ACR_44_0 + dig->afmt->offset);
1499 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz);
1500 WREG32(mmHDMI_ACR_44_0 + dig->afmt->offset, tmp);
1501 tmp = RREG32(mmHDMI_ACR_44_1 + dig->afmt->offset);
1502 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz);
1503 WREG32(mmHDMI_ACR_44_1 + dig->afmt->offset, tmp);
1504
1505 tmp = RREG32(mmHDMI_ACR_48_0 + dig->afmt->offset);
1506 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz);
1507 WREG32(mmHDMI_ACR_48_0 + dig->afmt->offset, tmp);
1508 tmp = RREG32(mmHDMI_ACR_48_1 + dig->afmt->offset);
1509 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz);
1510 WREG32(mmHDMI_ACR_48_1 + dig->afmt->offset, tmp);
1511
1512}
1513
1514/*
1515 * build a HDMI Video Info Frame
1516 */
1517static void dce_v10_0_afmt_update_avi_infoframe(struct drm_encoder *encoder,
1518 void *buffer, size_t size)
1519{
1520 struct drm_device *dev = encoder->dev;
1521 struct amdgpu_device *adev = drm_to_adev(dev);
1522 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1523 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1524 uint8_t *frame = buffer + 3;
1525 uint8_t *header = buffer;
1526
1527 WREG32(mmAFMT_AVI_INFO0 + dig->afmt->offset,
1528 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
1529 WREG32(mmAFMT_AVI_INFO1 + dig->afmt->offset,
1530 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
1531 WREG32(mmAFMT_AVI_INFO2 + dig->afmt->offset,
1532 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
1533 WREG32(mmAFMT_AVI_INFO3 + dig->afmt->offset,
1534 frame[0xC] | (frame[0xD] << 8) | (header[1] << 24));
1535}
1536
1537static void dce_v10_0_audio_set_dto(struct drm_encoder *encoder, u32 clock)
1538{
1539 struct drm_device *dev = encoder->dev;
1540 struct amdgpu_device *adev = drm_to_adev(dev);
1541 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1542 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1543 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1544 u32 dto_phase = 24 * 1000;
1545 u32 dto_modulo = clock;
1546 u32 tmp;
1547
1548 if (!dig || !dig->afmt)
1549 return;
1550
1551 /* XXX two dtos; generally use dto0 for hdmi */
1552 /* Express [24MHz / target pixel clock] as an exact rational
1553 * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE
1554 * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
1555 */
1556 tmp = RREG32(mmDCCG_AUDIO_DTO_SOURCE);
1557 tmp = REG_SET_FIELD(tmp, DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL,
1558 amdgpu_crtc->crtc_id);
1559 WREG32(mmDCCG_AUDIO_DTO_SOURCE, tmp);
1560 WREG32(mmDCCG_AUDIO_DTO0_PHASE, dto_phase);
1561 WREG32(mmDCCG_AUDIO_DTO0_MODULE, dto_modulo);
1562}
1563
1564/*
1565 * update the info frames with the data from the current display mode
1566 */
1567static void dce_v10_0_afmt_setmode(struct drm_encoder *encoder,
1568 struct drm_display_mode *mode)
1569{
1570 struct drm_device *dev = encoder->dev;
1571 struct amdgpu_device *adev = drm_to_adev(dev);
1572 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1573 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1574 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
1575 u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
1576 struct hdmi_avi_infoframe frame;
1577 ssize_t err;
1578 u32 tmp;
1579 int bpc = 8;
1580
1581 if (!dig || !dig->afmt)
1582 return;
1583
1584 /* Silent, r600_hdmi_enable will raise WARN for us */
1585 if (!dig->afmt->enabled)
1586 return;
1587
1588 /* hdmi deep color mode general control packets setup, if bpc > 8 */
1589 if (encoder->crtc) {
1590 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1591 bpc = amdgpu_crtc->bpc;
1592 }
1593
1594 /* disable audio prior to setting up hw */
1595 dig->afmt->pin = dce_v10_0_audio_get_pin(adev);
1596 dce_v10_0_audio_enable(adev, dig->afmt->pin, false);
1597
1598 dce_v10_0_audio_set_dto(encoder, mode->clock);
1599
1600 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1601 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1);
1602 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp); /* send null packets when required */
1603
1604 WREG32(mmAFMT_AUDIO_CRC_CONTROL + dig->afmt->offset, 0x1000);
1605
1606 tmp = RREG32(mmHDMI_CONTROL + dig->afmt->offset);
1607 switch (bpc) {
1608 case 0:
1609 case 6:
1610 case 8:
1611 case 16:
1612 default:
1613 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0);
1614 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0);
1615 DRM_DEBUG("%s: Disabling hdmi deep color for %d bpc.\n",
1616 connector->name, bpc);
1617 break;
1618 case 10:
1619 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1620 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1);
1621 DRM_DEBUG("%s: Enabling hdmi deep color 30 for 10 bpc.\n",
1622 connector->name);
1623 break;
1624 case 12:
1625 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1626 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2);
1627 DRM_DEBUG("%s: Enabling hdmi deep color 36 for 12 bpc.\n",
1628 connector->name);
1629 break;
1630 }
1631 WREG32(mmHDMI_CONTROL + dig->afmt->offset, tmp);
1632
1633 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1634 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); /* send null packets when required */
1635 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); /* send general control packets */
1636 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packets every frame */
1637 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp);
1638
1639 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1640 /* enable audio info frames (frames won't be set until audio is enabled) */
1641 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, 1);
1642 /* required for audio info values to be updated */
1643 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_CONT, 1);
1644 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1645
1646 tmp = RREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset);
1647 /* required for audio info values to be updated */
1648 tmp = REG_SET_FIELD(tmp, AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1);
1649 WREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1650
1651 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1652 /* anything other than 0 */
1653 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, 2);
1654 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1655
1656 WREG32(mmHDMI_GC + dig->afmt->offset, 0); /* unset HDMI_GC_AVMUTE */
1657
1658 tmp = RREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1659 /* set the default audio delay */
1660 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);
1661 /* should be suffient for all audio modes and small enough for all hblanks */
1662 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);
1663 WREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1664
1665 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1666 /* allow 60958 channel status fields to be updated */
1667 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1);
1668 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1669
1670 tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset);
1671 if (bpc > 8)
1672 /* clear SW CTS value */
1673 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 0);
1674 else
1675 /* select SW CTS value */
1676 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 1);
1677 /* allow hw to sent ACR packets when required */
1678 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1);
1679 WREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset, tmp);
1680
1681 dce_v10_0_afmt_update_ACR(encoder, mode->clock);
1682
1683 tmp = RREG32(mmAFMT_60958_0 + dig->afmt->offset);
1684 tmp = REG_SET_FIELD(tmp, AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, 1);
1685 WREG32(mmAFMT_60958_0 + dig->afmt->offset, tmp);
1686
1687 tmp = RREG32(mmAFMT_60958_1 + dig->afmt->offset);
1688 tmp = REG_SET_FIELD(tmp, AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, 2);
1689 WREG32(mmAFMT_60958_1 + dig->afmt->offset, tmp);
1690
1691 tmp = RREG32(mmAFMT_60958_2 + dig->afmt->offset);
1692 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3);
1693 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4);
1694 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5);
1695 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6);
1696 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7);
1697 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8);
1698 WREG32(mmAFMT_60958_2 + dig->afmt->offset, tmp);
1699
1700 dce_v10_0_audio_write_speaker_allocation(encoder);
1701
1702 WREG32(mmAFMT_AUDIO_PACKET_CONTROL2 + dig->afmt->offset,
1703 (0xff << AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT));
1704
1705 dce_v10_0_afmt_audio_select_pin(encoder);
1706 dce_v10_0_audio_write_sad_regs(encoder);
1707 dce_v10_0_audio_write_latency_fields(encoder, mode);
1708
1709 err = drm_hdmi_avi_infoframe_from_display_mode(&frame, connector, mode);
1710 if (err < 0) {
1711 DRM_ERROR("failed to setup AVI infoframe: %zd\n", err);
1712 return;
1713 }
1714
1715 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
1716 if (err < 0) {
1717 DRM_ERROR("failed to pack AVI infoframe: %zd\n", err);
1718 return;
1719 }
1720
1721 dce_v10_0_afmt_update_avi_infoframe(encoder, buffer, sizeof(buffer));
1722
1723 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1724 /* enable AVI info frames */
1725 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_SEND, 1);
1726 /* required for audio info values to be updated */
1727 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1);
1728 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1729
1730 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1731 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2);
1732 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1733
1734 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1735 /* send audio packets */
1736 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, 1);
1737 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1738
1739 WREG32(mmAFMT_RAMP_CONTROL0 + dig->afmt->offset, 0x00FFFFFF);
1740 WREG32(mmAFMT_RAMP_CONTROL1 + dig->afmt->offset, 0x007FFFFF);
1741 WREG32(mmAFMT_RAMP_CONTROL2 + dig->afmt->offset, 0x00000001);
1742 WREG32(mmAFMT_RAMP_CONTROL3 + dig->afmt->offset, 0x00000001);
1743
1744 /* enable audio after to setting up hw */
1745 dce_v10_0_audio_enable(adev, dig->afmt->pin, true);
1746}
1747
1748static void dce_v10_0_afmt_enable(struct drm_encoder *encoder, bool enable)
1749{
1750 struct drm_device *dev = encoder->dev;
1751 struct amdgpu_device *adev = drm_to_adev(dev);
1752 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1753 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1754
1755 if (!dig || !dig->afmt)
1756 return;
1757
1758 /* Silent, r600_hdmi_enable will raise WARN for us */
1759 if (enable && dig->afmt->enabled)
1760 return;
1761 if (!enable && !dig->afmt->enabled)
1762 return;
1763
1764 if (!enable && dig->afmt->pin) {
1765 dce_v10_0_audio_enable(adev, dig->afmt->pin, false);
1766 dig->afmt->pin = NULL;
1767 }
1768
1769 dig->afmt->enabled = enable;
1770
1771 DRM_DEBUG("%sabling AFMT interface @ 0x%04X for encoder 0x%x\n",
1772 enable ? "En" : "Dis", dig->afmt->offset, amdgpu_encoder->encoder_id);
1773}
1774
1775static int dce_v10_0_afmt_init(struct amdgpu_device *adev)
1776{
1777 int i;
1778
1779 for (i = 0; i < adev->mode_info.num_dig; i++)
1780 adev->mode_info.afmt[i] = NULL;
1781
1782 /* DCE10 has audio blocks tied to DIG encoders */
1783 for (i = 0; i < adev->mode_info.num_dig; i++) {
1784 adev->mode_info.afmt[i] = kzalloc(sizeof(struct amdgpu_afmt), GFP_KERNEL);
1785 if (adev->mode_info.afmt[i]) {
1786 adev->mode_info.afmt[i]->offset = dig_offsets[i];
1787 adev->mode_info.afmt[i]->id = i;
1788 } else {
1789 int j;
1790 for (j = 0; j < i; j++) {
1791 kfree(adev->mode_info.afmt[j]);
1792 adev->mode_info.afmt[j] = NULL;
1793 }
1794 return -ENOMEM;
1795 }
1796 }
1797 return 0;
1798}
1799
1800static void dce_v10_0_afmt_fini(struct amdgpu_device *adev)
1801{
1802 int i;
1803
1804 for (i = 0; i < adev->mode_info.num_dig; i++) {
1805 kfree(adev->mode_info.afmt[i]);
1806 adev->mode_info.afmt[i] = NULL;
1807 }
1808}
1809
1810static const u32 vga_control_regs[6] = {
1811 mmD1VGA_CONTROL,
1812 mmD2VGA_CONTROL,
1813 mmD3VGA_CONTROL,
1814 mmD4VGA_CONTROL,
1815 mmD5VGA_CONTROL,
1816 mmD6VGA_CONTROL,
1817};
1818
1819static void dce_v10_0_vga_enable(struct drm_crtc *crtc, bool enable)
1820{
1821 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1822 struct drm_device *dev = crtc->dev;
1823 struct amdgpu_device *adev = drm_to_adev(dev);
1824 u32 vga_control;
1825
1826 vga_control = RREG32(vga_control_regs[amdgpu_crtc->crtc_id]) & ~1;
1827 if (enable)
1828 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control | 1);
1829 else
1830 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control);
1831}
1832
1833static void dce_v10_0_grph_enable(struct drm_crtc *crtc, bool enable)
1834{
1835 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1836 struct drm_device *dev = crtc->dev;
1837 struct amdgpu_device *adev = drm_to_adev(dev);
1838
1839 if (enable)
1840 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 1);
1841 else
1842 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 0);
1843}
1844
1845static int dce_v10_0_crtc_do_set_base(struct drm_crtc *crtc,
1846 struct drm_framebuffer *fb,
1847 int x, int y, int atomic)
1848{
1849 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1850 struct drm_device *dev = crtc->dev;
1851 struct amdgpu_device *adev = drm_to_adev(dev);
1852 struct drm_framebuffer *target_fb;
1853 struct drm_gem_object *obj;
1854 struct amdgpu_bo *abo;
1855 uint64_t fb_location, tiling_flags;
1856 uint32_t fb_format, fb_pitch_pixels;
1857 u32 fb_swap = REG_SET_FIELD(0, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, ENDIAN_NONE);
1858 u32 pipe_config;
1859 u32 tmp, viewport_w, viewport_h;
1860 int r;
1861 bool bypass_lut = false;
1862
1863 /* no fb bound */
1864 if (!atomic && !crtc->primary->fb) {
1865 DRM_DEBUG_KMS("No FB bound\n");
1866 return 0;
1867 }
1868
1869 if (atomic)
1870 target_fb = fb;
1871 else
1872 target_fb = crtc->primary->fb;
1873
1874 /* If atomic, assume fb object is pinned & idle & fenced and
1875 * just update base pointers
1876 */
1877 obj = target_fb->obj[0];
1878 abo = gem_to_amdgpu_bo(obj);
1879 r = amdgpu_bo_reserve(abo, false);
1880 if (unlikely(r != 0))
1881 return r;
1882
1883 if (!atomic) {
1884 abo->flags |= AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS;
1885 r = amdgpu_bo_pin(abo, AMDGPU_GEM_DOMAIN_VRAM);
1886 if (unlikely(r != 0)) {
1887 amdgpu_bo_unreserve(abo);
1888 return -EINVAL;
1889 }
1890 }
1891 fb_location = amdgpu_bo_gpu_offset(abo);
1892
1893 amdgpu_bo_get_tiling_flags(abo, &tiling_flags);
1894 amdgpu_bo_unreserve(abo);
1895
1896 pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG);
1897
1898 switch (target_fb->format->format) {
1899 case DRM_FORMAT_C8:
1900 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 0);
1901 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1902 break;
1903 case DRM_FORMAT_XRGB4444:
1904 case DRM_FORMAT_ARGB4444:
1905 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1906 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 2);
1907#ifdef __BIG_ENDIAN
1908 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1909 ENDIAN_8IN16);
1910#endif
1911 break;
1912 case DRM_FORMAT_XRGB1555:
1913 case DRM_FORMAT_ARGB1555:
1914 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1915 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1916#ifdef __BIG_ENDIAN
1917 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1918 ENDIAN_8IN16);
1919#endif
1920 break;
1921 case DRM_FORMAT_BGRX5551:
1922 case DRM_FORMAT_BGRA5551:
1923 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1924 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 5);
1925#ifdef __BIG_ENDIAN
1926 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1927 ENDIAN_8IN16);
1928#endif
1929 break;
1930 case DRM_FORMAT_RGB565:
1931 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1932 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1933#ifdef __BIG_ENDIAN
1934 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1935 ENDIAN_8IN16);
1936#endif
1937 break;
1938 case DRM_FORMAT_XRGB8888:
1939 case DRM_FORMAT_ARGB8888:
1940 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1941 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1942#ifdef __BIG_ENDIAN
1943 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1944 ENDIAN_8IN32);
1945#endif
1946 break;
1947 case DRM_FORMAT_XRGB2101010:
1948 case DRM_FORMAT_ARGB2101010:
1949 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1950 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1951#ifdef __BIG_ENDIAN
1952 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1953 ENDIAN_8IN32);
1954#endif
1955 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1956 bypass_lut = true;
1957 break;
1958 case DRM_FORMAT_BGRX1010102:
1959 case DRM_FORMAT_BGRA1010102:
1960 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1961 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 4);
1962#ifdef __BIG_ENDIAN
1963 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1964 ENDIAN_8IN32);
1965#endif
1966 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1967 bypass_lut = true;
1968 break;
1969 case DRM_FORMAT_XBGR8888:
1970 case DRM_FORMAT_ABGR8888:
1971 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1972 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1973 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_RED_CROSSBAR, 2);
1974 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_BLUE_CROSSBAR, 2);
1975#ifdef __BIG_ENDIAN
1976 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1977 ENDIAN_8IN32);
1978#endif
1979 break;
1980 default:
1981 DRM_ERROR("Unsupported screen format %p4cc\n",
1982 &target_fb->format->format);
1983 return -EINVAL;
1984 }
1985
1986 if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_2D_TILED_THIN1) {
1987 unsigned bankw, bankh, mtaspect, tile_split, num_banks;
1988
1989 bankw = AMDGPU_TILING_GET(tiling_flags, BANK_WIDTH);
1990 bankh = AMDGPU_TILING_GET(tiling_flags, BANK_HEIGHT);
1991 mtaspect = AMDGPU_TILING_GET(tiling_flags, MACRO_TILE_ASPECT);
1992 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT);
1993 num_banks = AMDGPU_TILING_GET(tiling_flags, NUM_BANKS);
1994
1995 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_NUM_BANKS, num_banks);
1996 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
1997 ARRAY_2D_TILED_THIN1);
1998 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_TILE_SPLIT,
1999 tile_split);
2000 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_WIDTH, bankw);
2001 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_HEIGHT, bankh);
2002 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MACRO_TILE_ASPECT,
2003 mtaspect);
2004 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MICRO_TILE_MODE,
2005 ADDR_SURF_MICRO_TILING_DISPLAY);
2006 } else if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_1D_TILED_THIN1) {
2007 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
2008 ARRAY_1D_TILED_THIN1);
2009 }
2010
2011 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_PIPE_CONFIG,
2012 pipe_config);
2013
2014 dce_v10_0_vga_enable(crtc, false);
2015
2016 /* Make sure surface address is updated at vertical blank rather than
2017 * horizontal blank
2018 */
2019 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
2020 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
2021 GRPH_SURFACE_UPDATE_H_RETRACE_EN, 0);
2022 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2023
2024 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2025 upper_32_bits(fb_location));
2026 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2027 upper_32_bits(fb_location));
2028 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2029 (u32)fb_location & GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK);
2030 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2031 (u32) fb_location & GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK);
2032 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
2033 WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc->crtc_offset, fb_swap);
2034
2035 /*
2036 * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT
2037 * for > 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to
2038 * retain the full precision throughout the pipeline.
2039 */
2040 tmp = RREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset);
2041 if (bypass_lut)
2042 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 1);
2043 else
2044 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 0);
2045 WREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset, tmp);
2046
2047 if (bypass_lut)
2048 DRM_DEBUG_KMS("Bypassing hardware LUT due to 10 bit fb scanout.\n");
2049
2050 WREG32(mmGRPH_SURFACE_OFFSET_X + amdgpu_crtc->crtc_offset, 0);
2051 WREG32(mmGRPH_SURFACE_OFFSET_Y + amdgpu_crtc->crtc_offset, 0);
2052 WREG32(mmGRPH_X_START + amdgpu_crtc->crtc_offset, 0);
2053 WREG32(mmGRPH_Y_START + amdgpu_crtc->crtc_offset, 0);
2054 WREG32(mmGRPH_X_END + amdgpu_crtc->crtc_offset, target_fb->width);
2055 WREG32(mmGRPH_Y_END + amdgpu_crtc->crtc_offset, target_fb->height);
2056
2057 fb_pitch_pixels = target_fb->pitches[0] / target_fb->format->cpp[0];
2058 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset, fb_pitch_pixels);
2059
2060 dce_v10_0_grph_enable(crtc, true);
2061
2062 WREG32(mmLB_DESKTOP_HEIGHT + amdgpu_crtc->crtc_offset,
2063 target_fb->height);
2064
2065 x &= ~3;
2066 y &= ~1;
2067 WREG32(mmVIEWPORT_START + amdgpu_crtc->crtc_offset,
2068 (x << 16) | y);
2069 viewport_w = crtc->mode.hdisplay;
2070 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
2071 WREG32(mmVIEWPORT_SIZE + amdgpu_crtc->crtc_offset,
2072 (viewport_w << 16) | viewport_h);
2073
2074 /* set pageflip to happen anywhere in vblank interval */
2075 WREG32(mmMASTER_UPDATE_MODE + amdgpu_crtc->crtc_offset, 0);
2076
2077 if (!atomic && fb && fb != crtc->primary->fb) {
2078 abo = gem_to_amdgpu_bo(fb->obj[0]);
2079 r = amdgpu_bo_reserve(abo, true);
2080 if (unlikely(r != 0))
2081 return r;
2082 amdgpu_bo_unpin(abo);
2083 amdgpu_bo_unreserve(abo);
2084 }
2085
2086 /* Bytes per pixel may have changed */
2087 dce_v10_0_bandwidth_update(adev);
2088
2089 return 0;
2090}
2091
2092static void dce_v10_0_set_interleave(struct drm_crtc *crtc,
2093 struct drm_display_mode *mode)
2094{
2095 struct drm_device *dev = crtc->dev;
2096 struct amdgpu_device *adev = drm_to_adev(dev);
2097 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2098 u32 tmp;
2099
2100 tmp = RREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset);
2101 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2102 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 1);
2103 else
2104 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 0);
2105 WREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset, tmp);
2106}
2107
2108static void dce_v10_0_crtc_load_lut(struct drm_crtc *crtc)
2109{
2110 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2111 struct drm_device *dev = crtc->dev;
2112 struct amdgpu_device *adev = drm_to_adev(dev);
2113 u16 *r, *g, *b;
2114 int i;
2115 u32 tmp;
2116
2117 DRM_DEBUG_KMS("%d\n", amdgpu_crtc->crtc_id);
2118
2119 tmp = RREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2120 tmp = REG_SET_FIELD(tmp, INPUT_CSC_CONTROL, INPUT_CSC_GRPH_MODE, 0);
2121 tmp = REG_SET_FIELD(tmp, INPUT_CSC_CONTROL, INPUT_CSC_OVL_MODE, 0);
2122 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2123
2124 tmp = RREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset);
2125 tmp = REG_SET_FIELD(tmp, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_BYPASS, 1);
2126 WREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2127
2128 tmp = RREG32(mmPRESCALE_OVL_CONTROL + amdgpu_crtc->crtc_offset);
2129 tmp = REG_SET_FIELD(tmp, PRESCALE_OVL_CONTROL, OVL_PRESCALE_BYPASS, 1);
2130 WREG32(mmPRESCALE_OVL_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2131
2132 tmp = RREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2133 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0);
2134 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, OVL_INPUT_GAMMA_MODE, 0);
2135 WREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2136
2137 WREG32(mmDC_LUT_CONTROL + amdgpu_crtc->crtc_offset, 0);
2138
2139 WREG32(mmDC_LUT_BLACK_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0);
2140 WREG32(mmDC_LUT_BLACK_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0);
2141 WREG32(mmDC_LUT_BLACK_OFFSET_RED + amdgpu_crtc->crtc_offset, 0);
2142
2143 WREG32(mmDC_LUT_WHITE_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0xffff);
2144 WREG32(mmDC_LUT_WHITE_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0xffff);
2145 WREG32(mmDC_LUT_WHITE_OFFSET_RED + amdgpu_crtc->crtc_offset, 0xffff);
2146
2147 WREG32(mmDC_LUT_RW_MODE + amdgpu_crtc->crtc_offset, 0);
2148 WREG32(mmDC_LUT_WRITE_EN_MASK + amdgpu_crtc->crtc_offset, 0x00000007);
2149
2150 WREG32(mmDC_LUT_RW_INDEX + amdgpu_crtc->crtc_offset, 0);
2151 r = crtc->gamma_store;
2152 g = r + crtc->gamma_size;
2153 b = g + crtc->gamma_size;
2154 for (i = 0; i < 256; i++) {
2155 WREG32(mmDC_LUT_30_COLOR + amdgpu_crtc->crtc_offset,
2156 ((*r++ & 0xffc0) << 14) |
2157 ((*g++ & 0xffc0) << 4) |
2158 (*b++ >> 6));
2159 }
2160
2161 tmp = RREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2162 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, GRPH_DEGAMMA_MODE, 0);
2163 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, OVL_DEGAMMA_MODE, 0);
2164 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR_DEGAMMA_MODE, 0);
2165 WREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2166
2167 tmp = RREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset);
2168 tmp = REG_SET_FIELD(tmp, GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, 0);
2169 tmp = REG_SET_FIELD(tmp, GAMUT_REMAP_CONTROL, OVL_GAMUT_REMAP_MODE, 0);
2170 WREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2171
2172 tmp = RREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2173 tmp = REG_SET_FIELD(tmp, REGAMMA_CONTROL, GRPH_REGAMMA_MODE, 0);
2174 tmp = REG_SET_FIELD(tmp, REGAMMA_CONTROL, OVL_REGAMMA_MODE, 0);
2175 WREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2176
2177 tmp = RREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2178 tmp = REG_SET_FIELD(tmp, OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, 0);
2179 tmp = REG_SET_FIELD(tmp, OUTPUT_CSC_CONTROL, OUTPUT_CSC_OVL_MODE, 0);
2180 WREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2181
2182 /* XXX match this to the depth of the crtc fmt block, move to modeset? */
2183 WREG32(mmDENORM_CONTROL + amdgpu_crtc->crtc_offset, 0);
2184 /* XXX this only needs to be programmed once per crtc at startup,
2185 * not sure where the best place for it is
2186 */
2187 tmp = RREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset);
2188 tmp = REG_SET_FIELD(tmp, ALPHA_CONTROL, CURSOR_ALPHA_BLND_ENA, 1);
2189 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2190}
2191
2192static int dce_v10_0_pick_dig_encoder(struct drm_encoder *encoder)
2193{
2194 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
2195 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
2196
2197 switch (amdgpu_encoder->encoder_id) {
2198 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2199 if (dig->linkb)
2200 return 1;
2201 else
2202 return 0;
2203 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2204 if (dig->linkb)
2205 return 3;
2206 else
2207 return 2;
2208 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2209 if (dig->linkb)
2210 return 5;
2211 else
2212 return 4;
2213 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2214 return 6;
2215 default:
2216 DRM_ERROR("invalid encoder_id: 0x%x\n", amdgpu_encoder->encoder_id);
2217 return 0;
2218 }
2219}
2220
2221/**
2222 * dce_v10_0_pick_pll - Allocate a PPLL for use by the crtc.
2223 *
2224 * @crtc: drm crtc
2225 *
2226 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
2227 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
2228 * monitors a dedicated PPLL must be used. If a particular board has
2229 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
2230 * as there is no need to program the PLL itself. If we are not able to
2231 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
2232 * avoid messing up an existing monitor.
2233 *
2234 * Asic specific PLL information
2235 *
2236 * DCE 10.x
2237 * Tonga
2238 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
2239 * CI
2240 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
2241 *
2242 */
2243static u32 dce_v10_0_pick_pll(struct drm_crtc *crtc)
2244{
2245 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2246 struct drm_device *dev = crtc->dev;
2247 struct amdgpu_device *adev = drm_to_adev(dev);
2248 u32 pll_in_use;
2249 int pll;
2250
2251 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder))) {
2252 if (adev->clock.dp_extclk)
2253 /* skip PPLL programming if using ext clock */
2254 return ATOM_PPLL_INVALID;
2255 else {
2256 /* use the same PPLL for all DP monitors */
2257 pll = amdgpu_pll_get_shared_dp_ppll(crtc);
2258 if (pll != ATOM_PPLL_INVALID)
2259 return pll;
2260 }
2261 } else {
2262 /* use the same PPLL for all monitors with the same clock */
2263 pll = amdgpu_pll_get_shared_nondp_ppll(crtc);
2264 if (pll != ATOM_PPLL_INVALID)
2265 return pll;
2266 }
2267
2268 /* DCE10 has PPLL0, PPLL1, and PPLL2 */
2269 pll_in_use = amdgpu_pll_get_use_mask(crtc);
2270 if (!(pll_in_use & (1 << ATOM_PPLL2)))
2271 return ATOM_PPLL2;
2272 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2273 return ATOM_PPLL1;
2274 if (!(pll_in_use & (1 << ATOM_PPLL0)))
2275 return ATOM_PPLL0;
2276 DRM_ERROR("unable to allocate a PPLL\n");
2277 return ATOM_PPLL_INVALID;
2278}
2279
2280static void dce_v10_0_lock_cursor(struct drm_crtc *crtc, bool lock)
2281{
2282 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2283 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2284 uint32_t cur_lock;
2285
2286 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset);
2287 if (lock)
2288 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1);
2289 else
2290 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0);
2291 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock);
2292}
2293
2294static void dce_v10_0_hide_cursor(struct drm_crtc *crtc)
2295{
2296 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2297 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2298 u32 tmp;
2299
2300 tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2301 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 0);
2302 WREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2303}
2304
2305static void dce_v10_0_show_cursor(struct drm_crtc *crtc)
2306{
2307 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2308 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2309 u32 tmp;
2310
2311 WREG32(mmCUR_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2312 upper_32_bits(amdgpu_crtc->cursor_addr));
2313 WREG32(mmCUR_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2314 lower_32_bits(amdgpu_crtc->cursor_addr));
2315
2316 tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2317 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 1);
2318 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_MODE, 2);
2319 WREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2320}
2321
2322static int dce_v10_0_cursor_move_locked(struct drm_crtc *crtc,
2323 int x, int y)
2324{
2325 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2326 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2327 int xorigin = 0, yorigin = 0;
2328
2329 amdgpu_crtc->cursor_x = x;
2330 amdgpu_crtc->cursor_y = y;
2331
2332 /* avivo cursor are offset into the total surface */
2333 x += crtc->x;
2334 y += crtc->y;
2335 DRM_DEBUG("x %d y %d c->x %d c->y %d\n", x, y, crtc->x, crtc->y);
2336
2337 if (x < 0) {
2338 xorigin = min(-x, amdgpu_crtc->max_cursor_width - 1);
2339 x = 0;
2340 }
2341 if (y < 0) {
2342 yorigin = min(-y, amdgpu_crtc->max_cursor_height - 1);
2343 y = 0;
2344 }
2345
2346 WREG32(mmCUR_POSITION + amdgpu_crtc->crtc_offset, (x << 16) | y);
2347 WREG32(mmCUR_HOT_SPOT + amdgpu_crtc->crtc_offset, (xorigin << 16) | yorigin);
2348 WREG32(mmCUR_SIZE + amdgpu_crtc->crtc_offset,
2349 ((amdgpu_crtc->cursor_width - 1) << 16) | (amdgpu_crtc->cursor_height - 1));
2350
2351 return 0;
2352}
2353
2354static int dce_v10_0_crtc_cursor_move(struct drm_crtc *crtc,
2355 int x, int y)
2356{
2357 int ret;
2358
2359 dce_v10_0_lock_cursor(crtc, true);
2360 ret = dce_v10_0_cursor_move_locked(crtc, x, y);
2361 dce_v10_0_lock_cursor(crtc, false);
2362
2363 return ret;
2364}
2365
2366static int dce_v10_0_crtc_cursor_set2(struct drm_crtc *crtc,
2367 struct drm_file *file_priv,
2368 uint32_t handle,
2369 uint32_t width,
2370 uint32_t height,
2371 int32_t hot_x,
2372 int32_t hot_y)
2373{
2374 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2375 struct drm_gem_object *obj;
2376 struct amdgpu_bo *aobj;
2377 int ret;
2378
2379 if (!handle) {
2380 /* turn off cursor */
2381 dce_v10_0_hide_cursor(crtc);
2382 obj = NULL;
2383 goto unpin;
2384 }
2385
2386 if ((width > amdgpu_crtc->max_cursor_width) ||
2387 (height > amdgpu_crtc->max_cursor_height)) {
2388 DRM_ERROR("bad cursor width or height %d x %d\n", width, height);
2389 return -EINVAL;
2390 }
2391
2392 obj = drm_gem_object_lookup(file_priv, handle);
2393 if (!obj) {
2394 DRM_ERROR("Cannot find cursor object %x for crtc %d\n", handle, amdgpu_crtc->crtc_id);
2395 return -ENOENT;
2396 }
2397
2398 aobj = gem_to_amdgpu_bo(obj);
2399 ret = amdgpu_bo_reserve(aobj, false);
2400 if (ret != 0) {
2401 drm_gem_object_put(obj);
2402 return ret;
2403 }
2404
2405 aobj->flags |= AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS;
2406 ret = amdgpu_bo_pin(aobj, AMDGPU_GEM_DOMAIN_VRAM);
2407 amdgpu_bo_unreserve(aobj);
2408 if (ret) {
2409 DRM_ERROR("Failed to pin new cursor BO (%d)\n", ret);
2410 drm_gem_object_put(obj);
2411 return ret;
2412 }
2413 amdgpu_crtc->cursor_addr = amdgpu_bo_gpu_offset(aobj);
2414
2415 dce_v10_0_lock_cursor(crtc, true);
2416
2417 if (width != amdgpu_crtc->cursor_width ||
2418 height != amdgpu_crtc->cursor_height ||
2419 hot_x != amdgpu_crtc->cursor_hot_x ||
2420 hot_y != amdgpu_crtc->cursor_hot_y) {
2421 int x, y;
2422
2423 x = amdgpu_crtc->cursor_x + amdgpu_crtc->cursor_hot_x - hot_x;
2424 y = amdgpu_crtc->cursor_y + amdgpu_crtc->cursor_hot_y - hot_y;
2425
2426 dce_v10_0_cursor_move_locked(crtc, x, y);
2427
2428 amdgpu_crtc->cursor_width = width;
2429 amdgpu_crtc->cursor_height = height;
2430 amdgpu_crtc->cursor_hot_x = hot_x;
2431 amdgpu_crtc->cursor_hot_y = hot_y;
2432 }
2433
2434 dce_v10_0_show_cursor(crtc);
2435 dce_v10_0_lock_cursor(crtc, false);
2436
2437unpin:
2438 if (amdgpu_crtc->cursor_bo) {
2439 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo);
2440 ret = amdgpu_bo_reserve(aobj, true);
2441 if (likely(ret == 0)) {
2442 amdgpu_bo_unpin(aobj);
2443 amdgpu_bo_unreserve(aobj);
2444 }
2445 drm_gem_object_put(amdgpu_crtc->cursor_bo);
2446 }
2447
2448 amdgpu_crtc->cursor_bo = obj;
2449 return 0;
2450}
2451
2452static void dce_v10_0_cursor_reset(struct drm_crtc *crtc)
2453{
2454 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2455
2456 if (amdgpu_crtc->cursor_bo) {
2457 dce_v10_0_lock_cursor(crtc, true);
2458
2459 dce_v10_0_cursor_move_locked(crtc, amdgpu_crtc->cursor_x,
2460 amdgpu_crtc->cursor_y);
2461
2462 dce_v10_0_show_cursor(crtc);
2463
2464 dce_v10_0_lock_cursor(crtc, false);
2465 }
2466}
2467
2468static int dce_v10_0_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
2469 u16 *blue, uint32_t size,
2470 struct drm_modeset_acquire_ctx *ctx)
2471{
2472 dce_v10_0_crtc_load_lut(crtc);
2473
2474 return 0;
2475}
2476
2477static void dce_v10_0_crtc_destroy(struct drm_crtc *crtc)
2478{
2479 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2480
2481 drm_crtc_cleanup(crtc);
2482 kfree(amdgpu_crtc);
2483}
2484
2485static const struct drm_crtc_funcs dce_v10_0_crtc_funcs = {
2486 .cursor_set2 = dce_v10_0_crtc_cursor_set2,
2487 .cursor_move = dce_v10_0_crtc_cursor_move,
2488 .gamma_set = dce_v10_0_crtc_gamma_set,
2489 .set_config = amdgpu_display_crtc_set_config,
2490 .destroy = dce_v10_0_crtc_destroy,
2491 .page_flip_target = amdgpu_display_crtc_page_flip_target,
2492 .get_vblank_counter = amdgpu_get_vblank_counter_kms,
2493 .enable_vblank = amdgpu_enable_vblank_kms,
2494 .disable_vblank = amdgpu_disable_vblank_kms,
2495 .get_vblank_timestamp = drm_crtc_vblank_helper_get_vblank_timestamp,
2496};
2497
2498static void dce_v10_0_crtc_dpms(struct drm_crtc *crtc, int mode)
2499{
2500 struct drm_device *dev = crtc->dev;
2501 struct amdgpu_device *adev = drm_to_adev(dev);
2502 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2503 unsigned type;
2504
2505 switch (mode) {
2506 case DRM_MODE_DPMS_ON:
2507 amdgpu_crtc->enabled = true;
2508 amdgpu_atombios_crtc_enable(crtc, ATOM_ENABLE);
2509 dce_v10_0_vga_enable(crtc, true);
2510 amdgpu_atombios_crtc_blank(crtc, ATOM_DISABLE);
2511 dce_v10_0_vga_enable(crtc, false);
2512 /* Make sure VBLANK and PFLIP interrupts are still enabled */
2513 type = amdgpu_display_crtc_idx_to_irq_type(adev,
2514 amdgpu_crtc->crtc_id);
2515 amdgpu_irq_update(adev, &adev->crtc_irq, type);
2516 amdgpu_irq_update(adev, &adev->pageflip_irq, type);
2517 drm_crtc_vblank_on(crtc);
2518 dce_v10_0_crtc_load_lut(crtc);
2519 break;
2520 case DRM_MODE_DPMS_STANDBY:
2521 case DRM_MODE_DPMS_SUSPEND:
2522 case DRM_MODE_DPMS_OFF:
2523 drm_crtc_vblank_off(crtc);
2524 if (amdgpu_crtc->enabled) {
2525 dce_v10_0_vga_enable(crtc, true);
2526 amdgpu_atombios_crtc_blank(crtc, ATOM_ENABLE);
2527 dce_v10_0_vga_enable(crtc, false);
2528 }
2529 amdgpu_atombios_crtc_enable(crtc, ATOM_DISABLE);
2530 amdgpu_crtc->enabled = false;
2531 break;
2532 }
2533 /* adjust pm to dpms */
2534 amdgpu_dpm_compute_clocks(adev);
2535}
2536
2537static void dce_v10_0_crtc_prepare(struct drm_crtc *crtc)
2538{
2539 /* disable crtc pair power gating before programming */
2540 amdgpu_atombios_crtc_powergate(crtc, ATOM_DISABLE);
2541 amdgpu_atombios_crtc_lock(crtc, ATOM_ENABLE);
2542 dce_v10_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2543}
2544
2545static void dce_v10_0_crtc_commit(struct drm_crtc *crtc)
2546{
2547 dce_v10_0_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
2548 amdgpu_atombios_crtc_lock(crtc, ATOM_DISABLE);
2549}
2550
2551static void dce_v10_0_crtc_disable(struct drm_crtc *crtc)
2552{
2553 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2554 struct drm_device *dev = crtc->dev;
2555 struct amdgpu_device *adev = drm_to_adev(dev);
2556 struct amdgpu_atom_ss ss;
2557 int i;
2558
2559 dce_v10_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2560 if (crtc->primary->fb) {
2561 int r;
2562 struct amdgpu_bo *abo;
2563
2564 abo = gem_to_amdgpu_bo(crtc->primary->fb->obj[0]);
2565 r = amdgpu_bo_reserve(abo, true);
2566 if (unlikely(r))
2567 DRM_ERROR("failed to reserve abo before unpin\n");
2568 else {
2569 amdgpu_bo_unpin(abo);
2570 amdgpu_bo_unreserve(abo);
2571 }
2572 }
2573 /* disable the GRPH */
2574 dce_v10_0_grph_enable(crtc, false);
2575
2576 amdgpu_atombios_crtc_powergate(crtc, ATOM_ENABLE);
2577
2578 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2579 if (adev->mode_info.crtcs[i] &&
2580 adev->mode_info.crtcs[i]->enabled &&
2581 i != amdgpu_crtc->crtc_id &&
2582 amdgpu_crtc->pll_id == adev->mode_info.crtcs[i]->pll_id) {
2583 /* one other crtc is using this pll don't turn
2584 * off the pll
2585 */
2586 goto done;
2587 }
2588 }
2589
2590 switch (amdgpu_crtc->pll_id) {
2591 case ATOM_PPLL0:
2592 case ATOM_PPLL1:
2593 case ATOM_PPLL2:
2594 /* disable the ppll */
2595 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id, amdgpu_crtc->pll_id,
2596 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2597 break;
2598 default:
2599 break;
2600 }
2601done:
2602 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2603 amdgpu_crtc->adjusted_clock = 0;
2604 amdgpu_crtc->encoder = NULL;
2605 amdgpu_crtc->connector = NULL;
2606}
2607
2608static int dce_v10_0_crtc_mode_set(struct drm_crtc *crtc,
2609 struct drm_display_mode *mode,
2610 struct drm_display_mode *adjusted_mode,
2611 int x, int y, struct drm_framebuffer *old_fb)
2612{
2613 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2614
2615 if (!amdgpu_crtc->adjusted_clock)
2616 return -EINVAL;
2617
2618 amdgpu_atombios_crtc_set_pll(crtc, adjusted_mode);
2619 amdgpu_atombios_crtc_set_dtd_timing(crtc, adjusted_mode);
2620 dce_v10_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2621 amdgpu_atombios_crtc_overscan_setup(crtc, mode, adjusted_mode);
2622 amdgpu_atombios_crtc_scaler_setup(crtc);
2623 dce_v10_0_cursor_reset(crtc);
2624 /* update the hw version fpr dpm */
2625 amdgpu_crtc->hw_mode = *adjusted_mode;
2626
2627 return 0;
2628}
2629
2630static bool dce_v10_0_crtc_mode_fixup(struct drm_crtc *crtc,
2631 const struct drm_display_mode *mode,
2632 struct drm_display_mode *adjusted_mode)
2633{
2634 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2635 struct drm_device *dev = crtc->dev;
2636 struct drm_encoder *encoder;
2637
2638 /* assign the encoder to the amdgpu crtc to avoid repeated lookups later */
2639 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2640 if (encoder->crtc == crtc) {
2641 amdgpu_crtc->encoder = encoder;
2642 amdgpu_crtc->connector = amdgpu_get_connector_for_encoder(encoder);
2643 break;
2644 }
2645 }
2646 if ((amdgpu_crtc->encoder == NULL) || (amdgpu_crtc->connector == NULL)) {
2647 amdgpu_crtc->encoder = NULL;
2648 amdgpu_crtc->connector = NULL;
2649 return false;
2650 }
2651 if (!amdgpu_display_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
2652 return false;
2653 if (amdgpu_atombios_crtc_prepare_pll(crtc, adjusted_mode))
2654 return false;
2655 /* pick pll */
2656 amdgpu_crtc->pll_id = dce_v10_0_pick_pll(crtc);
2657 /* if we can't get a PPLL for a non-DP encoder, fail */
2658 if ((amdgpu_crtc->pll_id == ATOM_PPLL_INVALID) &&
2659 !ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))
2660 return false;
2661
2662 return true;
2663}
2664
2665static int dce_v10_0_crtc_set_base(struct drm_crtc *crtc, int x, int y,
2666 struct drm_framebuffer *old_fb)
2667{
2668 return dce_v10_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2669}
2670
2671static int dce_v10_0_crtc_set_base_atomic(struct drm_crtc *crtc,
2672 struct drm_framebuffer *fb,
2673 int x, int y, enum mode_set_atomic state)
2674{
2675 return dce_v10_0_crtc_do_set_base(crtc, fb, x, y, 1);
2676}
2677
2678static const struct drm_crtc_helper_funcs dce_v10_0_crtc_helper_funcs = {
2679 .dpms = dce_v10_0_crtc_dpms,
2680 .mode_fixup = dce_v10_0_crtc_mode_fixup,
2681 .mode_set = dce_v10_0_crtc_mode_set,
2682 .mode_set_base = dce_v10_0_crtc_set_base,
2683 .mode_set_base_atomic = dce_v10_0_crtc_set_base_atomic,
2684 .prepare = dce_v10_0_crtc_prepare,
2685 .commit = dce_v10_0_crtc_commit,
2686 .disable = dce_v10_0_crtc_disable,
2687 .get_scanout_position = amdgpu_crtc_get_scanout_position,
2688};
2689
2690static int dce_v10_0_crtc_init(struct amdgpu_device *adev, int index)
2691{
2692 struct amdgpu_crtc *amdgpu_crtc;
2693
2694 amdgpu_crtc = kzalloc(sizeof(struct amdgpu_crtc) +
2695 (AMDGPUFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
2696 if (amdgpu_crtc == NULL)
2697 return -ENOMEM;
2698
2699 drm_crtc_init(adev_to_drm(adev), &amdgpu_crtc->base, &dce_v10_0_crtc_funcs);
2700
2701 drm_mode_crtc_set_gamma_size(&amdgpu_crtc->base, 256);
2702 amdgpu_crtc->crtc_id = index;
2703 adev->mode_info.crtcs[index] = amdgpu_crtc;
2704
2705 amdgpu_crtc->max_cursor_width = 128;
2706 amdgpu_crtc->max_cursor_height = 128;
2707 adev_to_drm(adev)->mode_config.cursor_width = amdgpu_crtc->max_cursor_width;
2708 adev_to_drm(adev)->mode_config.cursor_height = amdgpu_crtc->max_cursor_height;
2709
2710 switch (amdgpu_crtc->crtc_id) {
2711 case 0:
2712 default:
2713 amdgpu_crtc->crtc_offset = CRTC0_REGISTER_OFFSET;
2714 break;
2715 case 1:
2716 amdgpu_crtc->crtc_offset = CRTC1_REGISTER_OFFSET;
2717 break;
2718 case 2:
2719 amdgpu_crtc->crtc_offset = CRTC2_REGISTER_OFFSET;
2720 break;
2721 case 3:
2722 amdgpu_crtc->crtc_offset = CRTC3_REGISTER_OFFSET;
2723 break;
2724 case 4:
2725 amdgpu_crtc->crtc_offset = CRTC4_REGISTER_OFFSET;
2726 break;
2727 case 5:
2728 amdgpu_crtc->crtc_offset = CRTC5_REGISTER_OFFSET;
2729 break;
2730 }
2731
2732 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2733 amdgpu_crtc->adjusted_clock = 0;
2734 amdgpu_crtc->encoder = NULL;
2735 amdgpu_crtc->connector = NULL;
2736 drm_crtc_helper_add(&amdgpu_crtc->base, &dce_v10_0_crtc_helper_funcs);
2737
2738 return 0;
2739}
2740
2741static int dce_v10_0_early_init(struct amdgpu_ip_block *ip_block)
2742{
2743 struct amdgpu_device *adev = ip_block->adev;
2744
2745 adev->audio_endpt_rreg = &dce_v10_0_audio_endpt_rreg;
2746 adev->audio_endpt_wreg = &dce_v10_0_audio_endpt_wreg;
2747
2748 dce_v10_0_set_display_funcs(adev);
2749
2750 adev->mode_info.num_crtc = dce_v10_0_get_num_crtc(adev);
2751
2752 switch (adev->asic_type) {
2753 case CHIP_FIJI:
2754 case CHIP_TONGA:
2755 adev->mode_info.num_hpd = 6;
2756 adev->mode_info.num_dig = 7;
2757 break;
2758 default:
2759 /* FIXME: not supported yet */
2760 return -EINVAL;
2761 }
2762
2763 dce_v10_0_set_irq_funcs(adev);
2764
2765 return 0;
2766}
2767
2768static int dce_v10_0_sw_init(struct amdgpu_ip_block *ip_block)
2769{
2770 int r, i;
2771 struct amdgpu_device *adev = ip_block->adev;
2772
2773 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2774 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i + 1, &adev->crtc_irq);
2775 if (r)
2776 return r;
2777 }
2778
2779 for (i = VISLANDS30_IV_SRCID_D1_GRPH_PFLIP; i < 20; i += 2) {
2780 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i, &adev->pageflip_irq);
2781 if (r)
2782 return r;
2783 }
2784
2785 /* HPD hotplug */
2786 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_HOTPLUG_DETECT_A, &adev->hpd_irq);
2787 if (r)
2788 return r;
2789
2790 adev_to_drm(adev)->mode_config.funcs = &amdgpu_mode_funcs;
2791
2792 adev_to_drm(adev)->mode_config.async_page_flip = true;
2793
2794 adev_to_drm(adev)->mode_config.max_width = 16384;
2795 adev_to_drm(adev)->mode_config.max_height = 16384;
2796
2797 adev_to_drm(adev)->mode_config.preferred_depth = 24;
2798 adev_to_drm(adev)->mode_config.prefer_shadow = 1;
2799
2800 adev_to_drm(adev)->mode_config.fb_modifiers_not_supported = true;
2801
2802 r = amdgpu_display_modeset_create_props(adev);
2803 if (r)
2804 return r;
2805
2806 adev_to_drm(adev)->mode_config.max_width = 16384;
2807 adev_to_drm(adev)->mode_config.max_height = 16384;
2808
2809 /* allocate crtcs */
2810 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2811 r = dce_v10_0_crtc_init(adev, i);
2812 if (r)
2813 return r;
2814 }
2815
2816 if (amdgpu_atombios_get_connector_info_from_object_table(adev))
2817 amdgpu_display_print_display_setup(adev_to_drm(adev));
2818 else
2819 return -EINVAL;
2820
2821 /* setup afmt */
2822 r = dce_v10_0_afmt_init(adev);
2823 if (r)
2824 return r;
2825
2826 r = dce_v10_0_audio_init(adev);
2827 if (r)
2828 return r;
2829
2830 /* Disable vblank IRQs aggressively for power-saving */
2831 /* XXX: can this be enabled for DC? */
2832 adev_to_drm(adev)->vblank_disable_immediate = true;
2833
2834 r = drm_vblank_init(adev_to_drm(adev), adev->mode_info.num_crtc);
2835 if (r)
2836 return r;
2837
2838 INIT_DELAYED_WORK(&adev->hotplug_work,
2839 amdgpu_display_hotplug_work_func);
2840
2841 drm_kms_helper_poll_init(adev_to_drm(adev));
2842
2843 adev->mode_info.mode_config_initialized = true;
2844 return 0;
2845}
2846
2847static int dce_v10_0_sw_fini(struct amdgpu_ip_block *ip_block)
2848{
2849 struct amdgpu_device *adev = ip_block->adev;
2850
2851 drm_edid_free(adev->mode_info.bios_hardcoded_edid);
2852
2853 drm_kms_helper_poll_fini(adev_to_drm(adev));
2854
2855 dce_v10_0_audio_fini(adev);
2856
2857 dce_v10_0_afmt_fini(adev);
2858
2859 drm_mode_config_cleanup(adev_to_drm(adev));
2860 adev->mode_info.mode_config_initialized = false;
2861
2862 return 0;
2863}
2864
2865static int dce_v10_0_hw_init(struct amdgpu_ip_block *ip_block)
2866{
2867 int i;
2868 struct amdgpu_device *adev = ip_block->adev;
2869
2870 dce_v10_0_init_golden_registers(adev);
2871
2872 /* disable vga render */
2873 dce_v10_0_set_vga_render_state(adev, false);
2874 /* init dig PHYs, disp eng pll */
2875 amdgpu_atombios_encoder_init_dig(adev);
2876 amdgpu_atombios_crtc_set_disp_eng_pll(adev, adev->clock.default_dispclk);
2877
2878 /* initialize hpd */
2879 dce_v10_0_hpd_init(adev);
2880
2881 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
2882 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
2883 }
2884
2885 dce_v10_0_pageflip_interrupt_init(adev);
2886
2887 return 0;
2888}
2889
2890static int dce_v10_0_hw_fini(struct amdgpu_ip_block *ip_block)
2891{
2892 int i;
2893 struct amdgpu_device *adev = ip_block->adev;
2894
2895 dce_v10_0_hpd_fini(adev);
2896
2897 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
2898 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
2899 }
2900
2901 dce_v10_0_pageflip_interrupt_fini(adev);
2902
2903 flush_delayed_work(&adev->hotplug_work);
2904
2905 return 0;
2906}
2907
2908static int dce_v10_0_suspend(struct amdgpu_ip_block *ip_block)
2909{
2910 struct amdgpu_device *adev = ip_block->adev;
2911 int r;
2912
2913 r = amdgpu_display_suspend_helper(adev);
2914 if (r)
2915 return r;
2916
2917 adev->mode_info.bl_level =
2918 amdgpu_atombios_encoder_get_backlight_level_from_reg(adev);
2919
2920 return dce_v10_0_hw_fini(ip_block);
2921}
2922
2923static int dce_v10_0_resume(struct amdgpu_ip_block *ip_block)
2924{
2925 struct amdgpu_device *adev = ip_block->adev;
2926 int ret;
2927
2928 amdgpu_atombios_encoder_set_backlight_level_to_reg(adev,
2929 adev->mode_info.bl_level);
2930
2931 ret = dce_v10_0_hw_init(ip_block);
2932
2933 /* turn on the BL */
2934 if (adev->mode_info.bl_encoder) {
2935 u8 bl_level = amdgpu_display_backlight_get_level(adev,
2936 adev->mode_info.bl_encoder);
2937 amdgpu_display_backlight_set_level(adev, adev->mode_info.bl_encoder,
2938 bl_level);
2939 }
2940 if (ret)
2941 return ret;
2942
2943 return amdgpu_display_resume_helper(adev);
2944}
2945
2946static bool dce_v10_0_is_idle(void *handle)
2947{
2948 return true;
2949}
2950
2951static bool dce_v10_0_check_soft_reset(struct amdgpu_ip_block *ip_block)
2952{
2953 struct amdgpu_device *adev = ip_block->adev;
2954
2955 return dce_v10_0_is_display_hung(adev);
2956}
2957
2958static int dce_v10_0_soft_reset(struct amdgpu_ip_block *ip_block)
2959{
2960 u32 srbm_soft_reset = 0, tmp;
2961 struct amdgpu_device *adev = ip_block->adev;
2962
2963 if (dce_v10_0_is_display_hung(adev))
2964 srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_DC_MASK;
2965
2966 if (srbm_soft_reset) {
2967 tmp = RREG32(mmSRBM_SOFT_RESET);
2968 tmp |= srbm_soft_reset;
2969 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
2970 WREG32(mmSRBM_SOFT_RESET, tmp);
2971 tmp = RREG32(mmSRBM_SOFT_RESET);
2972
2973 udelay(50);
2974
2975 tmp &= ~srbm_soft_reset;
2976 WREG32(mmSRBM_SOFT_RESET, tmp);
2977 tmp = RREG32(mmSRBM_SOFT_RESET);
2978
2979 /* Wait a little for things to settle down */
2980 udelay(50);
2981 }
2982 return 0;
2983}
2984
2985static void dce_v10_0_set_crtc_vblank_interrupt_state(struct amdgpu_device *adev,
2986 int crtc,
2987 enum amdgpu_interrupt_state state)
2988{
2989 u32 lb_interrupt_mask;
2990
2991 if (crtc >= adev->mode_info.num_crtc) {
2992 DRM_DEBUG("invalid crtc %d\n", crtc);
2993 return;
2994 }
2995
2996 switch (state) {
2997 case AMDGPU_IRQ_STATE_DISABLE:
2998 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
2999 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3000 VBLANK_INTERRUPT_MASK, 0);
3001 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3002 break;
3003 case AMDGPU_IRQ_STATE_ENABLE:
3004 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3005 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3006 VBLANK_INTERRUPT_MASK, 1);
3007 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3008 break;
3009 default:
3010 break;
3011 }
3012}
3013
3014static void dce_v10_0_set_crtc_vline_interrupt_state(struct amdgpu_device *adev,
3015 int crtc,
3016 enum amdgpu_interrupt_state state)
3017{
3018 u32 lb_interrupt_mask;
3019
3020 if (crtc >= adev->mode_info.num_crtc) {
3021 DRM_DEBUG("invalid crtc %d\n", crtc);
3022 return;
3023 }
3024
3025 switch (state) {
3026 case AMDGPU_IRQ_STATE_DISABLE:
3027 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3028 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3029 VLINE_INTERRUPT_MASK, 0);
3030 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3031 break;
3032 case AMDGPU_IRQ_STATE_ENABLE:
3033 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3034 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3035 VLINE_INTERRUPT_MASK, 1);
3036 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3037 break;
3038 default:
3039 break;
3040 }
3041}
3042
3043static int dce_v10_0_set_hpd_irq_state(struct amdgpu_device *adev,
3044 struct amdgpu_irq_src *source,
3045 unsigned hpd,
3046 enum amdgpu_interrupt_state state)
3047{
3048 u32 tmp;
3049
3050 if (hpd >= adev->mode_info.num_hpd) {
3051 DRM_DEBUG("invalid hdp %d\n", hpd);
3052 return 0;
3053 }
3054
3055 switch (state) {
3056 case AMDGPU_IRQ_STATE_DISABLE:
3057 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3058 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
3059 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3060 break;
3061 case AMDGPU_IRQ_STATE_ENABLE:
3062 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3063 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 1);
3064 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3065 break;
3066 default:
3067 break;
3068 }
3069
3070 return 0;
3071}
3072
3073static int dce_v10_0_set_crtc_irq_state(struct amdgpu_device *adev,
3074 struct amdgpu_irq_src *source,
3075 unsigned type,
3076 enum amdgpu_interrupt_state state)
3077{
3078 switch (type) {
3079 case AMDGPU_CRTC_IRQ_VBLANK1:
3080 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 0, state);
3081 break;
3082 case AMDGPU_CRTC_IRQ_VBLANK2:
3083 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 1, state);
3084 break;
3085 case AMDGPU_CRTC_IRQ_VBLANK3:
3086 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 2, state);
3087 break;
3088 case AMDGPU_CRTC_IRQ_VBLANK4:
3089 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 3, state);
3090 break;
3091 case AMDGPU_CRTC_IRQ_VBLANK5:
3092 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 4, state);
3093 break;
3094 case AMDGPU_CRTC_IRQ_VBLANK6:
3095 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 5, state);
3096 break;
3097 case AMDGPU_CRTC_IRQ_VLINE1:
3098 dce_v10_0_set_crtc_vline_interrupt_state(adev, 0, state);
3099 break;
3100 case AMDGPU_CRTC_IRQ_VLINE2:
3101 dce_v10_0_set_crtc_vline_interrupt_state(adev, 1, state);
3102 break;
3103 case AMDGPU_CRTC_IRQ_VLINE3:
3104 dce_v10_0_set_crtc_vline_interrupt_state(adev, 2, state);
3105 break;
3106 case AMDGPU_CRTC_IRQ_VLINE4:
3107 dce_v10_0_set_crtc_vline_interrupt_state(adev, 3, state);
3108 break;
3109 case AMDGPU_CRTC_IRQ_VLINE5:
3110 dce_v10_0_set_crtc_vline_interrupt_state(adev, 4, state);
3111 break;
3112 case AMDGPU_CRTC_IRQ_VLINE6:
3113 dce_v10_0_set_crtc_vline_interrupt_state(adev, 5, state);
3114 break;
3115 default:
3116 break;
3117 }
3118 return 0;
3119}
3120
3121static int dce_v10_0_set_pageflip_irq_state(struct amdgpu_device *adev,
3122 struct amdgpu_irq_src *src,
3123 unsigned type,
3124 enum amdgpu_interrupt_state state)
3125{
3126 u32 reg;
3127
3128 if (type >= adev->mode_info.num_crtc) {
3129 DRM_ERROR("invalid pageflip crtc %d\n", type);
3130 return -EINVAL;
3131 }
3132
3133 reg = RREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type]);
3134 if (state == AMDGPU_IRQ_STATE_DISABLE)
3135 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3136 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3137 else
3138 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3139 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3140
3141 return 0;
3142}
3143
3144static int dce_v10_0_pageflip_irq(struct amdgpu_device *adev,
3145 struct amdgpu_irq_src *source,
3146 struct amdgpu_iv_entry *entry)
3147{
3148 unsigned long flags;
3149 unsigned crtc_id;
3150 struct amdgpu_crtc *amdgpu_crtc;
3151 struct amdgpu_flip_work *works;
3152
3153 crtc_id = (entry->src_id - 8) >> 1;
3154 amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
3155
3156 if (crtc_id >= adev->mode_info.num_crtc) {
3157 DRM_ERROR("invalid pageflip crtc %d\n", crtc_id);
3158 return -EINVAL;
3159 }
3160
3161 if (RREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id]) &
3162 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK)
3163 WREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id],
3164 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK);
3165
3166 /* IRQ could occur when in initial stage */
3167 if (amdgpu_crtc == NULL)
3168 return 0;
3169
3170 spin_lock_irqsave(&adev_to_drm(adev)->event_lock, flags);
3171 works = amdgpu_crtc->pflip_works;
3172 if (amdgpu_crtc->pflip_status != AMDGPU_FLIP_SUBMITTED) {
3173 DRM_DEBUG_DRIVER("amdgpu_crtc->pflip_status = %d != "
3174 "AMDGPU_FLIP_SUBMITTED(%d)\n",
3175 amdgpu_crtc->pflip_status,
3176 AMDGPU_FLIP_SUBMITTED);
3177 spin_unlock_irqrestore(&adev_to_drm(adev)->event_lock, flags);
3178 return 0;
3179 }
3180
3181 /* page flip completed. clean up */
3182 amdgpu_crtc->pflip_status = AMDGPU_FLIP_NONE;
3183 amdgpu_crtc->pflip_works = NULL;
3184
3185 /* wakeup usersapce */
3186 if (works->event)
3187 drm_crtc_send_vblank_event(&amdgpu_crtc->base, works->event);
3188
3189 spin_unlock_irqrestore(&adev_to_drm(adev)->event_lock, flags);
3190
3191 drm_crtc_vblank_put(&amdgpu_crtc->base);
3192 schedule_work(&works->unpin_work);
3193
3194 return 0;
3195}
3196
3197static void dce_v10_0_hpd_int_ack(struct amdgpu_device *adev,
3198 int hpd)
3199{
3200 u32 tmp;
3201
3202 if (hpd >= adev->mode_info.num_hpd) {
3203 DRM_DEBUG("invalid hdp %d\n", hpd);
3204 return;
3205 }
3206
3207 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3208 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_ACK, 1);
3209 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3210}
3211
3212static void dce_v10_0_crtc_vblank_int_ack(struct amdgpu_device *adev,
3213 int crtc)
3214{
3215 u32 tmp;
3216
3217 if (crtc >= adev->mode_info.num_crtc) {
3218 DRM_DEBUG("invalid crtc %d\n", crtc);
3219 return;
3220 }
3221
3222 tmp = RREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc]);
3223 tmp = REG_SET_FIELD(tmp, LB_VBLANK_STATUS, VBLANK_ACK, 1);
3224 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], tmp);
3225}
3226
3227static void dce_v10_0_crtc_vline_int_ack(struct amdgpu_device *adev,
3228 int crtc)
3229{
3230 u32 tmp;
3231
3232 if (crtc >= adev->mode_info.num_crtc) {
3233 DRM_DEBUG("invalid crtc %d\n", crtc);
3234 return;
3235 }
3236
3237 tmp = RREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc]);
3238 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1);
3239 WREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc], tmp);
3240}
3241
3242static int dce_v10_0_crtc_irq(struct amdgpu_device *adev,
3243 struct amdgpu_irq_src *source,
3244 struct amdgpu_iv_entry *entry)
3245{
3246 unsigned crtc = entry->src_id - 1;
3247 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg);
3248 unsigned int irq_type = amdgpu_display_crtc_idx_to_irq_type(adev, crtc);
3249
3250 switch (entry->src_data[0]) {
3251 case 0: /* vblank */
3252 if (disp_int & interrupt_status_offsets[crtc].vblank)
3253 dce_v10_0_crtc_vblank_int_ack(adev, crtc);
3254 else
3255 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3256
3257 if (amdgpu_irq_enabled(adev, source, irq_type)) {
3258 drm_handle_vblank(adev_to_drm(adev), crtc);
3259 }
3260 DRM_DEBUG("IH: D%d vblank\n", crtc + 1);
3261
3262 break;
3263 case 1: /* vline */
3264 if (disp_int & interrupt_status_offsets[crtc].vline)
3265 dce_v10_0_crtc_vline_int_ack(adev, crtc);
3266 else
3267 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3268
3269 DRM_DEBUG("IH: D%d vline\n", crtc + 1);
3270
3271 break;
3272 default:
3273 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3274 break;
3275 }
3276
3277 return 0;
3278}
3279
3280static int dce_v10_0_hpd_irq(struct amdgpu_device *adev,
3281 struct amdgpu_irq_src *source,
3282 struct amdgpu_iv_entry *entry)
3283{
3284 uint32_t disp_int, mask;
3285 unsigned hpd;
3286
3287 if (entry->src_data[0] >= adev->mode_info.num_hpd) {
3288 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3289 return 0;
3290 }
3291
3292 hpd = entry->src_data[0];
3293 disp_int = RREG32(interrupt_status_offsets[hpd].reg);
3294 mask = interrupt_status_offsets[hpd].hpd;
3295
3296 if (disp_int & mask) {
3297 dce_v10_0_hpd_int_ack(adev, hpd);
3298 schedule_delayed_work(&adev->hotplug_work, 0);
3299 DRM_DEBUG("IH: HPD%d\n", hpd + 1);
3300 }
3301
3302 return 0;
3303}
3304
3305static int dce_v10_0_set_clockgating_state(void *handle,
3306 enum amd_clockgating_state state)
3307{
3308 return 0;
3309}
3310
3311static int dce_v10_0_set_powergating_state(void *handle,
3312 enum amd_powergating_state state)
3313{
3314 return 0;
3315}
3316
3317static const struct amd_ip_funcs dce_v10_0_ip_funcs = {
3318 .name = "dce_v10_0",
3319 .early_init = dce_v10_0_early_init,
3320 .sw_init = dce_v10_0_sw_init,
3321 .sw_fini = dce_v10_0_sw_fini,
3322 .hw_init = dce_v10_0_hw_init,
3323 .hw_fini = dce_v10_0_hw_fini,
3324 .suspend = dce_v10_0_suspend,
3325 .resume = dce_v10_0_resume,
3326 .is_idle = dce_v10_0_is_idle,
3327 .check_soft_reset = dce_v10_0_check_soft_reset,
3328 .soft_reset = dce_v10_0_soft_reset,
3329 .set_clockgating_state = dce_v10_0_set_clockgating_state,
3330 .set_powergating_state = dce_v10_0_set_powergating_state,
3331};
3332
3333static void
3334dce_v10_0_encoder_mode_set(struct drm_encoder *encoder,
3335 struct drm_display_mode *mode,
3336 struct drm_display_mode *adjusted_mode)
3337{
3338 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3339
3340 amdgpu_encoder->pixel_clock = adjusted_mode->clock;
3341
3342 /* need to call this here rather than in prepare() since we need some crtc info */
3343 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3344
3345 /* set scaler clears this on some chips */
3346 dce_v10_0_set_interleave(encoder->crtc, mode);
3347
3348 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) {
3349 dce_v10_0_afmt_enable(encoder, true);
3350 dce_v10_0_afmt_setmode(encoder, adjusted_mode);
3351 }
3352}
3353
3354static void dce_v10_0_encoder_prepare(struct drm_encoder *encoder)
3355{
3356 struct amdgpu_device *adev = drm_to_adev(encoder->dev);
3357 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3358 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
3359
3360 if ((amdgpu_encoder->active_device &
3361 (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
3362 (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) !=
3363 ENCODER_OBJECT_ID_NONE)) {
3364 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
3365 if (dig) {
3366 dig->dig_encoder = dce_v10_0_pick_dig_encoder(encoder);
3367 if (amdgpu_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT)
3368 dig->afmt = adev->mode_info.afmt[dig->dig_encoder];
3369 }
3370 }
3371
3372 amdgpu_atombios_scratch_regs_lock(adev, true);
3373
3374 if (connector) {
3375 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
3376
3377 /* select the clock/data port if it uses a router */
3378 if (amdgpu_connector->router.cd_valid)
3379 amdgpu_i2c_router_select_cd_port(amdgpu_connector);
3380
3381 /* turn eDP panel on for mode set */
3382 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
3383 amdgpu_atombios_encoder_set_edp_panel_power(connector,
3384 ATOM_TRANSMITTER_ACTION_POWER_ON);
3385 }
3386
3387 /* this is needed for the pll/ss setup to work correctly in some cases */
3388 amdgpu_atombios_encoder_set_crtc_source(encoder);
3389 /* set up the FMT blocks */
3390 dce_v10_0_program_fmt(encoder);
3391}
3392
3393static void dce_v10_0_encoder_commit(struct drm_encoder *encoder)
3394{
3395 struct drm_device *dev = encoder->dev;
3396 struct amdgpu_device *adev = drm_to_adev(dev);
3397
3398 /* need to call this here as we need the crtc set up */
3399 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_ON);
3400 amdgpu_atombios_scratch_regs_lock(adev, false);
3401}
3402
3403static void dce_v10_0_encoder_disable(struct drm_encoder *encoder)
3404{
3405 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3406 struct amdgpu_encoder_atom_dig *dig;
3407
3408 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3409
3410 if (amdgpu_atombios_encoder_is_digital(encoder)) {
3411 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)
3412 dce_v10_0_afmt_enable(encoder, false);
3413 dig = amdgpu_encoder->enc_priv;
3414 dig->dig_encoder = -1;
3415 }
3416 amdgpu_encoder->active_device = 0;
3417}
3418
3419/* these are handled by the primary encoders */
3420static void dce_v10_0_ext_prepare(struct drm_encoder *encoder)
3421{
3422
3423}
3424
3425static void dce_v10_0_ext_commit(struct drm_encoder *encoder)
3426{
3427
3428}
3429
3430static void
3431dce_v10_0_ext_mode_set(struct drm_encoder *encoder,
3432 struct drm_display_mode *mode,
3433 struct drm_display_mode *adjusted_mode)
3434{
3435
3436}
3437
3438static void dce_v10_0_ext_disable(struct drm_encoder *encoder)
3439{
3440
3441}
3442
3443static void
3444dce_v10_0_ext_dpms(struct drm_encoder *encoder, int mode)
3445{
3446
3447}
3448
3449static const struct drm_encoder_helper_funcs dce_v10_0_ext_helper_funcs = {
3450 .dpms = dce_v10_0_ext_dpms,
3451 .prepare = dce_v10_0_ext_prepare,
3452 .mode_set = dce_v10_0_ext_mode_set,
3453 .commit = dce_v10_0_ext_commit,
3454 .disable = dce_v10_0_ext_disable,
3455 /* no detect for TMDS/LVDS yet */
3456};
3457
3458static const struct drm_encoder_helper_funcs dce_v10_0_dig_helper_funcs = {
3459 .dpms = amdgpu_atombios_encoder_dpms,
3460 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3461 .prepare = dce_v10_0_encoder_prepare,
3462 .mode_set = dce_v10_0_encoder_mode_set,
3463 .commit = dce_v10_0_encoder_commit,
3464 .disable = dce_v10_0_encoder_disable,
3465 .detect = amdgpu_atombios_encoder_dig_detect,
3466};
3467
3468static const struct drm_encoder_helper_funcs dce_v10_0_dac_helper_funcs = {
3469 .dpms = amdgpu_atombios_encoder_dpms,
3470 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3471 .prepare = dce_v10_0_encoder_prepare,
3472 .mode_set = dce_v10_0_encoder_mode_set,
3473 .commit = dce_v10_0_encoder_commit,
3474 .detect = amdgpu_atombios_encoder_dac_detect,
3475};
3476
3477static void dce_v10_0_encoder_destroy(struct drm_encoder *encoder)
3478{
3479 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3480 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3481 amdgpu_atombios_encoder_fini_backlight(amdgpu_encoder);
3482 kfree(amdgpu_encoder->enc_priv);
3483 drm_encoder_cleanup(encoder);
3484 kfree(amdgpu_encoder);
3485}
3486
3487static const struct drm_encoder_funcs dce_v10_0_encoder_funcs = {
3488 .destroy = dce_v10_0_encoder_destroy,
3489};
3490
3491static void dce_v10_0_encoder_add(struct amdgpu_device *adev,
3492 uint32_t encoder_enum,
3493 uint32_t supported_device,
3494 u16 caps)
3495{
3496 struct drm_device *dev = adev_to_drm(adev);
3497 struct drm_encoder *encoder;
3498 struct amdgpu_encoder *amdgpu_encoder;
3499
3500 /* see if we already added it */
3501 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
3502 amdgpu_encoder = to_amdgpu_encoder(encoder);
3503 if (amdgpu_encoder->encoder_enum == encoder_enum) {
3504 amdgpu_encoder->devices |= supported_device;
3505 return;
3506 }
3507
3508 }
3509
3510 /* add a new one */
3511 amdgpu_encoder = kzalloc(sizeof(struct amdgpu_encoder), GFP_KERNEL);
3512 if (!amdgpu_encoder)
3513 return;
3514
3515 encoder = &amdgpu_encoder->base;
3516 switch (adev->mode_info.num_crtc) {
3517 case 1:
3518 encoder->possible_crtcs = 0x1;
3519 break;
3520 case 2:
3521 default:
3522 encoder->possible_crtcs = 0x3;
3523 break;
3524 case 4:
3525 encoder->possible_crtcs = 0xf;
3526 break;
3527 case 6:
3528 encoder->possible_crtcs = 0x3f;
3529 break;
3530 }
3531
3532 amdgpu_encoder->enc_priv = NULL;
3533
3534 amdgpu_encoder->encoder_enum = encoder_enum;
3535 amdgpu_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
3536 amdgpu_encoder->devices = supported_device;
3537 amdgpu_encoder->rmx_type = RMX_OFF;
3538 amdgpu_encoder->underscan_type = UNDERSCAN_OFF;
3539 amdgpu_encoder->is_ext_encoder = false;
3540 amdgpu_encoder->caps = caps;
3541
3542 switch (amdgpu_encoder->encoder_id) {
3543 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
3544 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
3545 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3546 DRM_MODE_ENCODER_DAC, NULL);
3547 drm_encoder_helper_add(encoder, &dce_v10_0_dac_helper_funcs);
3548 break;
3549 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
3550 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
3551 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
3552 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
3553 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3554 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
3555 amdgpu_encoder->rmx_type = RMX_FULL;
3556 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3557 DRM_MODE_ENCODER_LVDS, NULL);
3558 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_lcd_info(amdgpu_encoder);
3559 } else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
3560 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3561 DRM_MODE_ENCODER_DAC, NULL);
3562 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3563 } else {
3564 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3565 DRM_MODE_ENCODER_TMDS, NULL);
3566 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3567 }
3568 drm_encoder_helper_add(encoder, &dce_v10_0_dig_helper_funcs);
3569 break;
3570 case ENCODER_OBJECT_ID_SI170B:
3571 case ENCODER_OBJECT_ID_CH7303:
3572 case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:
3573 case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:
3574 case ENCODER_OBJECT_ID_TITFP513:
3575 case ENCODER_OBJECT_ID_VT1623:
3576 case ENCODER_OBJECT_ID_HDMI_SI1930:
3577 case ENCODER_OBJECT_ID_TRAVIS:
3578 case ENCODER_OBJECT_ID_NUTMEG:
3579 /* these are handled by the primary encoders */
3580 amdgpu_encoder->is_ext_encoder = true;
3581 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3582 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3583 DRM_MODE_ENCODER_LVDS, NULL);
3584 else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT))
3585 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3586 DRM_MODE_ENCODER_DAC, NULL);
3587 else
3588 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3589 DRM_MODE_ENCODER_TMDS, NULL);
3590 drm_encoder_helper_add(encoder, &dce_v10_0_ext_helper_funcs);
3591 break;
3592 }
3593}
3594
3595static const struct amdgpu_display_funcs dce_v10_0_display_funcs = {
3596 .bandwidth_update = &dce_v10_0_bandwidth_update,
3597 .vblank_get_counter = &dce_v10_0_vblank_get_counter,
3598 .backlight_set_level = &amdgpu_atombios_encoder_set_backlight_level,
3599 .backlight_get_level = &amdgpu_atombios_encoder_get_backlight_level,
3600 .hpd_sense = &dce_v10_0_hpd_sense,
3601 .hpd_set_polarity = &dce_v10_0_hpd_set_polarity,
3602 .hpd_get_gpio_reg = &dce_v10_0_hpd_get_gpio_reg,
3603 .page_flip = &dce_v10_0_page_flip,
3604 .page_flip_get_scanoutpos = &dce_v10_0_crtc_get_scanoutpos,
3605 .add_encoder = &dce_v10_0_encoder_add,
3606 .add_connector = &amdgpu_connector_add,
3607};
3608
3609static void dce_v10_0_set_display_funcs(struct amdgpu_device *adev)
3610{
3611 adev->mode_info.funcs = &dce_v10_0_display_funcs;
3612}
3613
3614static const struct amdgpu_irq_src_funcs dce_v10_0_crtc_irq_funcs = {
3615 .set = dce_v10_0_set_crtc_irq_state,
3616 .process = dce_v10_0_crtc_irq,
3617};
3618
3619static const struct amdgpu_irq_src_funcs dce_v10_0_pageflip_irq_funcs = {
3620 .set = dce_v10_0_set_pageflip_irq_state,
3621 .process = dce_v10_0_pageflip_irq,
3622};
3623
3624static const struct amdgpu_irq_src_funcs dce_v10_0_hpd_irq_funcs = {
3625 .set = dce_v10_0_set_hpd_irq_state,
3626 .process = dce_v10_0_hpd_irq,
3627};
3628
3629static void dce_v10_0_set_irq_funcs(struct amdgpu_device *adev)
3630{
3631 if (adev->mode_info.num_crtc > 0)
3632 adev->crtc_irq.num_types = AMDGPU_CRTC_IRQ_VLINE1 + adev->mode_info.num_crtc;
3633 else
3634 adev->crtc_irq.num_types = 0;
3635 adev->crtc_irq.funcs = &dce_v10_0_crtc_irq_funcs;
3636
3637 adev->pageflip_irq.num_types = adev->mode_info.num_crtc;
3638 adev->pageflip_irq.funcs = &dce_v10_0_pageflip_irq_funcs;
3639
3640 adev->hpd_irq.num_types = adev->mode_info.num_hpd;
3641 adev->hpd_irq.funcs = &dce_v10_0_hpd_irq_funcs;
3642}
3643
3644const struct amdgpu_ip_block_version dce_v10_0_ip_block = {
3645 .type = AMD_IP_BLOCK_TYPE_DCE,
3646 .major = 10,
3647 .minor = 0,
3648 .rev = 0,
3649 .funcs = &dce_v10_0_ip_funcs,
3650};
3651
3652const struct amdgpu_ip_block_version dce_v10_1_ip_block = {
3653 .type = AMD_IP_BLOCK_TYPE_DCE,
3654 .major = 10,
3655 .minor = 1,
3656 .rev = 0,
3657 .funcs = &dce_v10_0_ip_funcs,
3658};
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <drm/drm_fourcc.h>
25#include <drm/drm_vblank.h>
26
27#include "amdgpu.h"
28#include "amdgpu_pm.h"
29#include "amdgpu_i2c.h"
30#include "vid.h"
31#include "atom.h"
32#include "amdgpu_atombios.h"
33#include "atombios_crtc.h"
34#include "atombios_encoders.h"
35#include "amdgpu_pll.h"
36#include "amdgpu_connectors.h"
37#include "amdgpu_display.h"
38#include "dce_v10_0.h"
39
40#include "dce/dce_10_0_d.h"
41#include "dce/dce_10_0_sh_mask.h"
42#include "dce/dce_10_0_enum.h"
43#include "oss/oss_3_0_d.h"
44#include "oss/oss_3_0_sh_mask.h"
45#include "gmc/gmc_8_1_d.h"
46#include "gmc/gmc_8_1_sh_mask.h"
47
48#include "ivsrcid/ivsrcid_vislands30.h"
49
50static void dce_v10_0_set_display_funcs(struct amdgpu_device *adev);
51static void dce_v10_0_set_irq_funcs(struct amdgpu_device *adev);
52
53static const u32 crtc_offsets[] =
54{
55 CRTC0_REGISTER_OFFSET,
56 CRTC1_REGISTER_OFFSET,
57 CRTC2_REGISTER_OFFSET,
58 CRTC3_REGISTER_OFFSET,
59 CRTC4_REGISTER_OFFSET,
60 CRTC5_REGISTER_OFFSET,
61 CRTC6_REGISTER_OFFSET
62};
63
64static const u32 hpd_offsets[] =
65{
66 HPD0_REGISTER_OFFSET,
67 HPD1_REGISTER_OFFSET,
68 HPD2_REGISTER_OFFSET,
69 HPD3_REGISTER_OFFSET,
70 HPD4_REGISTER_OFFSET,
71 HPD5_REGISTER_OFFSET
72};
73
74static const uint32_t dig_offsets[] = {
75 DIG0_REGISTER_OFFSET,
76 DIG1_REGISTER_OFFSET,
77 DIG2_REGISTER_OFFSET,
78 DIG3_REGISTER_OFFSET,
79 DIG4_REGISTER_OFFSET,
80 DIG5_REGISTER_OFFSET,
81 DIG6_REGISTER_OFFSET
82};
83
84static const struct {
85 uint32_t reg;
86 uint32_t vblank;
87 uint32_t vline;
88 uint32_t hpd;
89
90} interrupt_status_offsets[] = { {
91 .reg = mmDISP_INTERRUPT_STATUS,
92 .vblank = DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK,
93 .vline = DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK,
94 .hpd = DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK
95}, {
96 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE,
97 .vblank = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VBLANK_INTERRUPT_MASK,
98 .vline = DISP_INTERRUPT_STATUS_CONTINUE__LB_D2_VLINE_INTERRUPT_MASK,
99 .hpd = DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_INTERRUPT_MASK
100}, {
101 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE2,
102 .vblank = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VBLANK_INTERRUPT_MASK,
103 .vline = DISP_INTERRUPT_STATUS_CONTINUE2__LB_D3_VLINE_INTERRUPT_MASK,
104 .hpd = DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_INTERRUPT_MASK
105}, {
106 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE3,
107 .vblank = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VBLANK_INTERRUPT_MASK,
108 .vline = DISP_INTERRUPT_STATUS_CONTINUE3__LB_D4_VLINE_INTERRUPT_MASK,
109 .hpd = DISP_INTERRUPT_STATUS_CONTINUE3__DC_HPD4_INTERRUPT_MASK
110}, {
111 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE4,
112 .vblank = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VBLANK_INTERRUPT_MASK,
113 .vline = DISP_INTERRUPT_STATUS_CONTINUE4__LB_D5_VLINE_INTERRUPT_MASK,
114 .hpd = DISP_INTERRUPT_STATUS_CONTINUE4__DC_HPD5_INTERRUPT_MASK
115}, {
116 .reg = mmDISP_INTERRUPT_STATUS_CONTINUE5,
117 .vblank = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VBLANK_INTERRUPT_MASK,
118 .vline = DISP_INTERRUPT_STATUS_CONTINUE5__LB_D6_VLINE_INTERRUPT_MASK,
119 .hpd = DISP_INTERRUPT_STATUS_CONTINUE5__DC_HPD6_INTERRUPT_MASK
120} };
121
122static const u32 golden_settings_tonga_a11[] =
123{
124 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
125 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
126 mmFBC_MISC, 0x1f311fff, 0x12300000,
127 mmHDMI_CONTROL, 0x31000111, 0x00000011,
128};
129
130static const u32 tonga_mgcg_cgcg_init[] =
131{
132 mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,
133 mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,
134};
135
136static const u32 golden_settings_fiji_a10[] =
137{
138 mmDCI_CLK_CNTL, 0x00000080, 0x00000000,
139 mmFBC_DEBUG_COMP, 0x000000f0, 0x00000070,
140 mmFBC_MISC, 0x1f311fff, 0x12300000,
141 mmHDMI_CONTROL, 0x31000111, 0x00000011,
142};
143
144static const u32 fiji_mgcg_cgcg_init[] =
145{
146 mmXDMA_CLOCK_GATING_CNTL, 0xffffffff, 0x00000100,
147 mmXDMA_MEM_POWER_CNTL, 0x00000101, 0x00000000,
148};
149
150static void dce_v10_0_init_golden_registers(struct amdgpu_device *adev)
151{
152 switch (adev->asic_type) {
153 case CHIP_FIJI:
154 amdgpu_device_program_register_sequence(adev,
155 fiji_mgcg_cgcg_init,
156 ARRAY_SIZE(fiji_mgcg_cgcg_init));
157 amdgpu_device_program_register_sequence(adev,
158 golden_settings_fiji_a10,
159 ARRAY_SIZE(golden_settings_fiji_a10));
160 break;
161 case CHIP_TONGA:
162 amdgpu_device_program_register_sequence(adev,
163 tonga_mgcg_cgcg_init,
164 ARRAY_SIZE(tonga_mgcg_cgcg_init));
165 amdgpu_device_program_register_sequence(adev,
166 golden_settings_tonga_a11,
167 ARRAY_SIZE(golden_settings_tonga_a11));
168 break;
169 default:
170 break;
171 }
172}
173
174static u32 dce_v10_0_audio_endpt_rreg(struct amdgpu_device *adev,
175 u32 block_offset, u32 reg)
176{
177 unsigned long flags;
178 u32 r;
179
180 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
181 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
182 r = RREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset);
183 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
184
185 return r;
186}
187
188static void dce_v10_0_audio_endpt_wreg(struct amdgpu_device *adev,
189 u32 block_offset, u32 reg, u32 v)
190{
191 unsigned long flags;
192
193 spin_lock_irqsave(&adev->audio_endpt_idx_lock, flags);
194 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_INDEX + block_offset, reg);
195 WREG32(mmAZALIA_F0_CODEC_ENDPOINT_DATA + block_offset, v);
196 spin_unlock_irqrestore(&adev->audio_endpt_idx_lock, flags);
197}
198
199static u32 dce_v10_0_vblank_get_counter(struct amdgpu_device *adev, int crtc)
200{
201 if (crtc >= adev->mode_info.num_crtc)
202 return 0;
203 else
204 return RREG32(mmCRTC_STATUS_FRAME_COUNT + crtc_offsets[crtc]);
205}
206
207static void dce_v10_0_pageflip_interrupt_init(struct amdgpu_device *adev)
208{
209 unsigned i;
210
211 /* Enable pflip interrupts */
212 for (i = 0; i < adev->mode_info.num_crtc; i++)
213 amdgpu_irq_get(adev, &adev->pageflip_irq, i);
214}
215
216static void dce_v10_0_pageflip_interrupt_fini(struct amdgpu_device *adev)
217{
218 unsigned i;
219
220 /* Disable pflip interrupts */
221 for (i = 0; i < adev->mode_info.num_crtc; i++)
222 amdgpu_irq_put(adev, &adev->pageflip_irq, i);
223}
224
225/**
226 * dce_v10_0_page_flip - pageflip callback.
227 *
228 * @adev: amdgpu_device pointer
229 * @crtc_id: crtc to cleanup pageflip on
230 * @crtc_base: new address of the crtc (GPU MC address)
231 * @async: asynchronous flip
232 *
233 * Triggers the actual pageflip by updating the primary
234 * surface base address.
235 */
236static void dce_v10_0_page_flip(struct amdgpu_device *adev,
237 int crtc_id, u64 crtc_base, bool async)
238{
239 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
240 struct drm_framebuffer *fb = amdgpu_crtc->base.primary->fb;
241 u32 tmp;
242
243 /* flip at hsync for async, default is vsync */
244 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
245 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
246 GRPH_SURFACE_UPDATE_H_RETRACE_EN, async ? 1 : 0);
247 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
248 /* update pitch */
249 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset,
250 fb->pitches[0] / fb->format->cpp[0]);
251 /* update the primary scanout address */
252 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
253 upper_32_bits(crtc_base));
254 /* writing to the low address triggers the update */
255 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
256 lower_32_bits(crtc_base));
257 /* post the write */
258 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset);
259}
260
261static int dce_v10_0_crtc_get_scanoutpos(struct amdgpu_device *adev, int crtc,
262 u32 *vbl, u32 *position)
263{
264 if ((crtc < 0) || (crtc >= adev->mode_info.num_crtc))
265 return -EINVAL;
266
267 *vbl = RREG32(mmCRTC_V_BLANK_START_END + crtc_offsets[crtc]);
268 *position = RREG32(mmCRTC_STATUS_POSITION + crtc_offsets[crtc]);
269
270 return 0;
271}
272
273/**
274 * dce_v10_0_hpd_sense - hpd sense callback.
275 *
276 * @adev: amdgpu_device pointer
277 * @hpd: hpd (hotplug detect) pin
278 *
279 * Checks if a digital monitor is connected (evergreen+).
280 * Returns true if connected, false if not connected.
281 */
282static bool dce_v10_0_hpd_sense(struct amdgpu_device *adev,
283 enum amdgpu_hpd_id hpd)
284{
285 bool connected = false;
286
287 if (hpd >= adev->mode_info.num_hpd)
288 return connected;
289
290 if (RREG32(mmDC_HPD_INT_STATUS + hpd_offsets[hpd]) &
291 DC_HPD_INT_STATUS__DC_HPD_SENSE_MASK)
292 connected = true;
293
294 return connected;
295}
296
297/**
298 * dce_v10_0_hpd_set_polarity - hpd set polarity callback.
299 *
300 * @adev: amdgpu_device pointer
301 * @hpd: hpd (hotplug detect) pin
302 *
303 * Set the polarity of the hpd pin (evergreen+).
304 */
305static void dce_v10_0_hpd_set_polarity(struct amdgpu_device *adev,
306 enum amdgpu_hpd_id hpd)
307{
308 u32 tmp;
309 bool connected = dce_v10_0_hpd_sense(adev, hpd);
310
311 if (hpd >= adev->mode_info.num_hpd)
312 return;
313
314 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
315 if (connected)
316 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 0);
317 else
318 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_POLARITY, 1);
319 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
320}
321
322/**
323 * dce_v10_0_hpd_init - hpd setup callback.
324 *
325 * @adev: amdgpu_device pointer
326 *
327 * Setup the hpd pins used by the card (evergreen+).
328 * Enable the pin, set the polarity, and enable the hpd interrupts.
329 */
330static void dce_v10_0_hpd_init(struct amdgpu_device *adev)
331{
332 struct drm_device *dev = adev_to_drm(adev);
333 struct drm_connector *connector;
334 struct drm_connector_list_iter iter;
335 u32 tmp;
336
337 drm_connector_list_iter_begin(dev, &iter);
338 drm_for_each_connector_iter(connector, &iter) {
339 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
340
341 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
342 continue;
343
344 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP ||
345 connector->connector_type == DRM_MODE_CONNECTOR_LVDS) {
346 /* don't try to enable hpd on eDP or LVDS avoid breaking the
347 * aux dp channel on imac and help (but not completely fix)
348 * https://bugzilla.redhat.com/show_bug.cgi?id=726143
349 * also avoid interrupt storms during dpms.
350 */
351 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
352 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
353 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
354 continue;
355 }
356
357 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
358 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 1);
359 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
360
361 tmp = RREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd]);
362 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
363 DC_HPD_CONNECT_INT_DELAY,
364 AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS);
365 tmp = REG_SET_FIELD(tmp, DC_HPD_TOGGLE_FILT_CNTL,
366 DC_HPD_DISCONNECT_INT_DELAY,
367 AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS);
368 WREG32(mmDC_HPD_TOGGLE_FILT_CNTL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
369
370 dce_v10_0_hpd_set_polarity(adev, amdgpu_connector->hpd.hpd);
371 amdgpu_irq_get(adev, &adev->hpd_irq,
372 amdgpu_connector->hpd.hpd);
373 }
374 drm_connector_list_iter_end(&iter);
375}
376
377/**
378 * dce_v10_0_hpd_fini - hpd tear down callback.
379 *
380 * @adev: amdgpu_device pointer
381 *
382 * Tear down the hpd pins used by the card (evergreen+).
383 * Disable the hpd interrupts.
384 */
385static void dce_v10_0_hpd_fini(struct amdgpu_device *adev)
386{
387 struct drm_device *dev = adev_to_drm(adev);
388 struct drm_connector *connector;
389 struct drm_connector_list_iter iter;
390 u32 tmp;
391
392 drm_connector_list_iter_begin(dev, &iter);
393 drm_for_each_connector_iter(connector, &iter) {
394 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
395
396 if (amdgpu_connector->hpd.hpd >= adev->mode_info.num_hpd)
397 continue;
398
399 tmp = RREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd]);
400 tmp = REG_SET_FIELD(tmp, DC_HPD_CONTROL, DC_HPD_EN, 0);
401 WREG32(mmDC_HPD_CONTROL + hpd_offsets[amdgpu_connector->hpd.hpd], tmp);
402
403 amdgpu_irq_put(adev, &adev->hpd_irq,
404 amdgpu_connector->hpd.hpd);
405 }
406 drm_connector_list_iter_end(&iter);
407}
408
409static u32 dce_v10_0_hpd_get_gpio_reg(struct amdgpu_device *adev)
410{
411 return mmDC_GPIO_HPD_A;
412}
413
414static bool dce_v10_0_is_display_hung(struct amdgpu_device *adev)
415{
416 u32 crtc_hung = 0;
417 u32 crtc_status[6];
418 u32 i, j, tmp;
419
420 for (i = 0; i < adev->mode_info.num_crtc; i++) {
421 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
422 if (REG_GET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN)) {
423 crtc_status[i] = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
424 crtc_hung |= (1 << i);
425 }
426 }
427
428 for (j = 0; j < 10; j++) {
429 for (i = 0; i < adev->mode_info.num_crtc; i++) {
430 if (crtc_hung & (1 << i)) {
431 tmp = RREG32(mmCRTC_STATUS_HV_COUNT + crtc_offsets[i]);
432 if (tmp != crtc_status[i])
433 crtc_hung &= ~(1 << i);
434 }
435 }
436 if (crtc_hung == 0)
437 return false;
438 udelay(100);
439 }
440
441 return true;
442}
443
444static void dce_v10_0_set_vga_render_state(struct amdgpu_device *adev,
445 bool render)
446{
447 u32 tmp;
448
449 /* Lockout access through VGA aperture*/
450 tmp = RREG32(mmVGA_HDP_CONTROL);
451 if (render)
452 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 0);
453 else
454 tmp = REG_SET_FIELD(tmp, VGA_HDP_CONTROL, VGA_MEMORY_DISABLE, 1);
455 WREG32(mmVGA_HDP_CONTROL, tmp);
456
457 /* disable VGA render */
458 tmp = RREG32(mmVGA_RENDER_CONTROL);
459 if (render)
460 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1);
461 else
462 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
463 WREG32(mmVGA_RENDER_CONTROL, tmp);
464}
465
466static int dce_v10_0_get_num_crtc(struct amdgpu_device *adev)
467{
468 int num_crtc = 0;
469
470 switch (adev->asic_type) {
471 case CHIP_FIJI:
472 case CHIP_TONGA:
473 num_crtc = 6;
474 break;
475 default:
476 num_crtc = 0;
477 }
478 return num_crtc;
479}
480
481void dce_v10_0_disable_dce(struct amdgpu_device *adev)
482{
483 /*Disable VGA render and enabled crtc, if has DCE engine*/
484 if (amdgpu_atombios_has_dce_engine_info(adev)) {
485 u32 tmp;
486 int crtc_enabled, i;
487
488 dce_v10_0_set_vga_render_state(adev, false);
489
490 /*Disable crtc*/
491 for (i = 0; i < dce_v10_0_get_num_crtc(adev); i++) {
492 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
493 CRTC_CONTROL, CRTC_MASTER_EN);
494 if (crtc_enabled) {
495 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 1);
496 tmp = RREG32(mmCRTC_CONTROL + crtc_offsets[i]);
497 tmp = REG_SET_FIELD(tmp, CRTC_CONTROL, CRTC_MASTER_EN, 0);
498 WREG32(mmCRTC_CONTROL + crtc_offsets[i], tmp);
499 WREG32(mmCRTC_UPDATE_LOCK + crtc_offsets[i], 0);
500 }
501 }
502 }
503}
504
505static void dce_v10_0_program_fmt(struct drm_encoder *encoder)
506{
507 struct drm_device *dev = encoder->dev;
508 struct amdgpu_device *adev = drm_to_adev(dev);
509 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
510 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
511 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
512 int bpc = 0;
513 u32 tmp = 0;
514 enum amdgpu_connector_dither dither = AMDGPU_FMT_DITHER_DISABLE;
515
516 if (connector) {
517 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
518 bpc = amdgpu_connector_get_monitor_bpc(connector);
519 dither = amdgpu_connector->dither;
520 }
521
522 /* LVDS/eDP FMT is set up by atom */
523 if (amdgpu_encoder->devices & ATOM_DEVICE_LCD_SUPPORT)
524 return;
525
526 /* not needed for analog */
527 if ((amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||
528 (amdgpu_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))
529 return;
530
531 if (bpc == 0)
532 return;
533
534 switch (bpc) {
535 case 6:
536 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
537 /* XXX sort out optimal dither settings */
538 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
539 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
540 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
541 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 0);
542 } else {
543 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
544 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 0);
545 }
546 break;
547 case 8:
548 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
549 /* XXX sort out optimal dither settings */
550 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
551 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
552 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
553 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
554 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 1);
555 } else {
556 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
557 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 1);
558 }
559 break;
560 case 10:
561 if (dither == AMDGPU_FMT_DITHER_ENABLE) {
562 /* XXX sort out optimal dither settings */
563 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_FRAME_RANDOM_ENABLE, 1);
564 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_HIGHPASS_RANDOM_ENABLE, 1);
565 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_RGB_RANDOM_ENABLE, 1);
566 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_EN, 1);
567 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_SPATIAL_DITHER_DEPTH, 2);
568 } else {
569 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_EN, 1);
570 tmp = REG_SET_FIELD(tmp, FMT_BIT_DEPTH_CONTROL, FMT_TRUNCATE_DEPTH, 2);
571 }
572 break;
573 default:
574 /* not needed */
575 break;
576 }
577
578 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
579}
580
581
582/* display watermark setup */
583/**
584 * dce_v10_0_line_buffer_adjust - Set up the line buffer
585 *
586 * @adev: amdgpu_device pointer
587 * @amdgpu_crtc: the selected display controller
588 * @mode: the current display mode on the selected display
589 * controller
590 *
591 * Setup up the line buffer allocation for
592 * the selected display controller (CIK).
593 * Returns the line buffer size in pixels.
594 */
595static u32 dce_v10_0_line_buffer_adjust(struct amdgpu_device *adev,
596 struct amdgpu_crtc *amdgpu_crtc,
597 struct drm_display_mode *mode)
598{
599 u32 tmp, buffer_alloc, i, mem_cfg;
600 u32 pipe_offset = amdgpu_crtc->crtc_id;
601 /*
602 * Line Buffer Setup
603 * There are 6 line buffers, one for each display controllers.
604 * There are 3 partitions per LB. Select the number of partitions
605 * to enable based on the display width. For display widths larger
606 * than 4096, you need use to use 2 display controllers and combine
607 * them using the stereo blender.
608 */
609 if (amdgpu_crtc->base.enabled && mode) {
610 if (mode->crtc_hdisplay < 1920) {
611 mem_cfg = 1;
612 buffer_alloc = 2;
613 } else if (mode->crtc_hdisplay < 2560) {
614 mem_cfg = 2;
615 buffer_alloc = 2;
616 } else if (mode->crtc_hdisplay < 4096) {
617 mem_cfg = 0;
618 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
619 } else {
620 DRM_DEBUG_KMS("Mode too big for LB!\n");
621 mem_cfg = 0;
622 buffer_alloc = (adev->flags & AMD_IS_APU) ? 2 : 4;
623 }
624 } else {
625 mem_cfg = 1;
626 buffer_alloc = 0;
627 }
628
629 tmp = RREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset);
630 tmp = REG_SET_FIELD(tmp, LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mem_cfg);
631 WREG32(mmLB_MEMORY_CTRL + amdgpu_crtc->crtc_offset, tmp);
632
633 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
634 tmp = REG_SET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATED, buffer_alloc);
635 WREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset, tmp);
636
637 for (i = 0; i < adev->usec_timeout; i++) {
638 tmp = RREG32(mmPIPE0_DMIF_BUFFER_CONTROL + pipe_offset);
639 if (REG_GET_FIELD(tmp, PIPE0_DMIF_BUFFER_CONTROL, DMIF_BUFFERS_ALLOCATION_COMPLETED))
640 break;
641 udelay(1);
642 }
643
644 if (amdgpu_crtc->base.enabled && mode) {
645 switch (mem_cfg) {
646 case 0:
647 default:
648 return 4096 * 2;
649 case 1:
650 return 1920 * 2;
651 case 2:
652 return 2560 * 2;
653 }
654 }
655
656 /* controller not enabled, so no lb used */
657 return 0;
658}
659
660/**
661 * cik_get_number_of_dram_channels - get the number of dram channels
662 *
663 * @adev: amdgpu_device pointer
664 *
665 * Look up the number of video ram channels (CIK).
666 * Used for display watermark bandwidth calculations
667 * Returns the number of dram channels
668 */
669static u32 cik_get_number_of_dram_channels(struct amdgpu_device *adev)
670{
671 u32 tmp = RREG32(mmMC_SHARED_CHMAP);
672
673 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {
674 case 0:
675 default:
676 return 1;
677 case 1:
678 return 2;
679 case 2:
680 return 4;
681 case 3:
682 return 8;
683 case 4:
684 return 3;
685 case 5:
686 return 6;
687 case 6:
688 return 10;
689 case 7:
690 return 12;
691 case 8:
692 return 16;
693 }
694}
695
696struct dce10_wm_params {
697 u32 dram_channels; /* number of dram channels */
698 u32 yclk; /* bandwidth per dram data pin in kHz */
699 u32 sclk; /* engine clock in kHz */
700 u32 disp_clk; /* display clock in kHz */
701 u32 src_width; /* viewport width */
702 u32 active_time; /* active display time in ns */
703 u32 blank_time; /* blank time in ns */
704 bool interlaced; /* mode is interlaced */
705 fixed20_12 vsc; /* vertical scale ratio */
706 u32 num_heads; /* number of active crtcs */
707 u32 bytes_per_pixel; /* bytes per pixel display + overlay */
708 u32 lb_size; /* line buffer allocated to pipe */
709 u32 vtaps; /* vertical scaler taps */
710};
711
712/**
713 * dce_v10_0_dram_bandwidth - get the dram bandwidth
714 *
715 * @wm: watermark calculation data
716 *
717 * Calculate the raw dram bandwidth (CIK).
718 * Used for display watermark bandwidth calculations
719 * Returns the dram bandwidth in MBytes/s
720 */
721static u32 dce_v10_0_dram_bandwidth(struct dce10_wm_params *wm)
722{
723 /* Calculate raw DRAM Bandwidth */
724 fixed20_12 dram_efficiency; /* 0.7 */
725 fixed20_12 yclk, dram_channels, bandwidth;
726 fixed20_12 a;
727
728 a.full = dfixed_const(1000);
729 yclk.full = dfixed_const(wm->yclk);
730 yclk.full = dfixed_div(yclk, a);
731 dram_channels.full = dfixed_const(wm->dram_channels * 4);
732 a.full = dfixed_const(10);
733 dram_efficiency.full = dfixed_const(7);
734 dram_efficiency.full = dfixed_div(dram_efficiency, a);
735 bandwidth.full = dfixed_mul(dram_channels, yclk);
736 bandwidth.full = dfixed_mul(bandwidth, dram_efficiency);
737
738 return dfixed_trunc(bandwidth);
739}
740
741/**
742 * dce_v10_0_dram_bandwidth_for_display - get the dram bandwidth for display
743 *
744 * @wm: watermark calculation data
745 *
746 * Calculate the dram bandwidth used for display (CIK).
747 * Used for display watermark bandwidth calculations
748 * Returns the dram bandwidth for display in MBytes/s
749 */
750static u32 dce_v10_0_dram_bandwidth_for_display(struct dce10_wm_params *wm)
751{
752 /* Calculate DRAM Bandwidth and the part allocated to display. */
753 fixed20_12 disp_dram_allocation; /* 0.3 to 0.7 */
754 fixed20_12 yclk, dram_channels, bandwidth;
755 fixed20_12 a;
756
757 a.full = dfixed_const(1000);
758 yclk.full = dfixed_const(wm->yclk);
759 yclk.full = dfixed_div(yclk, a);
760 dram_channels.full = dfixed_const(wm->dram_channels * 4);
761 a.full = dfixed_const(10);
762 disp_dram_allocation.full = dfixed_const(3); /* XXX worse case value 0.3 */
763 disp_dram_allocation.full = dfixed_div(disp_dram_allocation, a);
764 bandwidth.full = dfixed_mul(dram_channels, yclk);
765 bandwidth.full = dfixed_mul(bandwidth, disp_dram_allocation);
766
767 return dfixed_trunc(bandwidth);
768}
769
770/**
771 * dce_v10_0_data_return_bandwidth - get the data return bandwidth
772 *
773 * @wm: watermark calculation data
774 *
775 * Calculate the data return bandwidth used for display (CIK).
776 * Used for display watermark bandwidth calculations
777 * Returns the data return bandwidth in MBytes/s
778 */
779static u32 dce_v10_0_data_return_bandwidth(struct dce10_wm_params *wm)
780{
781 /* Calculate the display Data return Bandwidth */
782 fixed20_12 return_efficiency; /* 0.8 */
783 fixed20_12 sclk, bandwidth;
784 fixed20_12 a;
785
786 a.full = dfixed_const(1000);
787 sclk.full = dfixed_const(wm->sclk);
788 sclk.full = dfixed_div(sclk, a);
789 a.full = dfixed_const(10);
790 return_efficiency.full = dfixed_const(8);
791 return_efficiency.full = dfixed_div(return_efficiency, a);
792 a.full = dfixed_const(32);
793 bandwidth.full = dfixed_mul(a, sclk);
794 bandwidth.full = dfixed_mul(bandwidth, return_efficiency);
795
796 return dfixed_trunc(bandwidth);
797}
798
799/**
800 * dce_v10_0_dmif_request_bandwidth - get the dmif bandwidth
801 *
802 * @wm: watermark calculation data
803 *
804 * Calculate the dmif bandwidth used for display (CIK).
805 * Used for display watermark bandwidth calculations
806 * Returns the dmif bandwidth in MBytes/s
807 */
808static u32 dce_v10_0_dmif_request_bandwidth(struct dce10_wm_params *wm)
809{
810 /* Calculate the DMIF Request Bandwidth */
811 fixed20_12 disp_clk_request_efficiency; /* 0.8 */
812 fixed20_12 disp_clk, bandwidth;
813 fixed20_12 a, b;
814
815 a.full = dfixed_const(1000);
816 disp_clk.full = dfixed_const(wm->disp_clk);
817 disp_clk.full = dfixed_div(disp_clk, a);
818 a.full = dfixed_const(32);
819 b.full = dfixed_mul(a, disp_clk);
820
821 a.full = dfixed_const(10);
822 disp_clk_request_efficiency.full = dfixed_const(8);
823 disp_clk_request_efficiency.full = dfixed_div(disp_clk_request_efficiency, a);
824
825 bandwidth.full = dfixed_mul(b, disp_clk_request_efficiency);
826
827 return dfixed_trunc(bandwidth);
828}
829
830/**
831 * dce_v10_0_available_bandwidth - get the min available bandwidth
832 *
833 * @wm: watermark calculation data
834 *
835 * Calculate the min available bandwidth used for display (CIK).
836 * Used for display watermark bandwidth calculations
837 * Returns the min available bandwidth in MBytes/s
838 */
839static u32 dce_v10_0_available_bandwidth(struct dce10_wm_params *wm)
840{
841 /* Calculate the Available bandwidth. Display can use this temporarily but not in average. */
842 u32 dram_bandwidth = dce_v10_0_dram_bandwidth(wm);
843 u32 data_return_bandwidth = dce_v10_0_data_return_bandwidth(wm);
844 u32 dmif_req_bandwidth = dce_v10_0_dmif_request_bandwidth(wm);
845
846 return min(dram_bandwidth, min(data_return_bandwidth, dmif_req_bandwidth));
847}
848
849/**
850 * dce_v10_0_average_bandwidth - get the average available bandwidth
851 *
852 * @wm: watermark calculation data
853 *
854 * Calculate the average available bandwidth used for display (CIK).
855 * Used for display watermark bandwidth calculations
856 * Returns the average available bandwidth in MBytes/s
857 */
858static u32 dce_v10_0_average_bandwidth(struct dce10_wm_params *wm)
859{
860 /* Calculate the display mode Average Bandwidth
861 * DisplayMode should contain the source and destination dimensions,
862 * timing, etc.
863 */
864 fixed20_12 bpp;
865 fixed20_12 line_time;
866 fixed20_12 src_width;
867 fixed20_12 bandwidth;
868 fixed20_12 a;
869
870 a.full = dfixed_const(1000);
871 line_time.full = dfixed_const(wm->active_time + wm->blank_time);
872 line_time.full = dfixed_div(line_time, a);
873 bpp.full = dfixed_const(wm->bytes_per_pixel);
874 src_width.full = dfixed_const(wm->src_width);
875 bandwidth.full = dfixed_mul(src_width, bpp);
876 bandwidth.full = dfixed_mul(bandwidth, wm->vsc);
877 bandwidth.full = dfixed_div(bandwidth, line_time);
878
879 return dfixed_trunc(bandwidth);
880}
881
882/**
883 * dce_v10_0_latency_watermark - get the latency watermark
884 *
885 * @wm: watermark calculation data
886 *
887 * Calculate the latency watermark (CIK).
888 * Used for display watermark bandwidth calculations
889 * Returns the latency watermark in ns
890 */
891static u32 dce_v10_0_latency_watermark(struct dce10_wm_params *wm)
892{
893 /* First calculate the latency in ns */
894 u32 mc_latency = 2000; /* 2000 ns. */
895 u32 available_bandwidth = dce_v10_0_available_bandwidth(wm);
896 u32 worst_chunk_return_time = (512 * 8 * 1000) / available_bandwidth;
897 u32 cursor_line_pair_return_time = (128 * 4 * 1000) / available_bandwidth;
898 u32 dc_latency = 40000000 / wm->disp_clk; /* dc pipe latency */
899 u32 other_heads_data_return_time = ((wm->num_heads + 1) * worst_chunk_return_time) +
900 (wm->num_heads * cursor_line_pair_return_time);
901 u32 latency = mc_latency + other_heads_data_return_time + dc_latency;
902 u32 max_src_lines_per_dst_line, lb_fill_bw, line_fill_time;
903 u32 tmp, dmif_size = 12288;
904 fixed20_12 a, b, c;
905
906 if (wm->num_heads == 0)
907 return 0;
908
909 a.full = dfixed_const(2);
910 b.full = dfixed_const(1);
911 if ((wm->vsc.full > a.full) ||
912 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) ||
913 (wm->vtaps >= 5) ||
914 ((wm->vsc.full >= a.full) && wm->interlaced))
915 max_src_lines_per_dst_line = 4;
916 else
917 max_src_lines_per_dst_line = 2;
918
919 a.full = dfixed_const(available_bandwidth);
920 b.full = dfixed_const(wm->num_heads);
921 a.full = dfixed_div(a, b);
922 tmp = div_u64((u64) dmif_size * (u64) wm->disp_clk, mc_latency + 512);
923 tmp = min(dfixed_trunc(a), tmp);
924
925 lb_fill_bw = min(tmp, wm->disp_clk * wm->bytes_per_pixel / 1000);
926
927 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
928 b.full = dfixed_const(1000);
929 c.full = dfixed_const(lb_fill_bw);
930 b.full = dfixed_div(c, b);
931 a.full = dfixed_div(a, b);
932 line_fill_time = dfixed_trunc(a);
933
934 if (line_fill_time < wm->active_time)
935 return latency;
936 else
937 return latency + (line_fill_time - wm->active_time);
938
939}
940
941/**
942 * dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display - check
943 * average and available dram bandwidth
944 *
945 * @wm: watermark calculation data
946 *
947 * Check if the display average bandwidth fits in the display
948 * dram bandwidth (CIK).
949 * Used for display watermark bandwidth calculations
950 * Returns true if the display fits, false if not.
951 */
952static bool dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display(struct dce10_wm_params *wm)
953{
954 if (dce_v10_0_average_bandwidth(wm) <=
955 (dce_v10_0_dram_bandwidth_for_display(wm) / wm->num_heads))
956 return true;
957 else
958 return false;
959}
960
961/**
962 * dce_v10_0_average_bandwidth_vs_available_bandwidth - check
963 * average and available bandwidth
964 *
965 * @wm: watermark calculation data
966 *
967 * Check if the display average bandwidth fits in the display
968 * available bandwidth (CIK).
969 * Used for display watermark bandwidth calculations
970 * Returns true if the display fits, false if not.
971 */
972static bool dce_v10_0_average_bandwidth_vs_available_bandwidth(struct dce10_wm_params *wm)
973{
974 if (dce_v10_0_average_bandwidth(wm) <=
975 (dce_v10_0_available_bandwidth(wm) / wm->num_heads))
976 return true;
977 else
978 return false;
979}
980
981/**
982 * dce_v10_0_check_latency_hiding - check latency hiding
983 *
984 * @wm: watermark calculation data
985 *
986 * Check latency hiding (CIK).
987 * Used for display watermark bandwidth calculations
988 * Returns true if the display fits, false if not.
989 */
990static bool dce_v10_0_check_latency_hiding(struct dce10_wm_params *wm)
991{
992 u32 lb_partitions = wm->lb_size / wm->src_width;
993 u32 line_time = wm->active_time + wm->blank_time;
994 u32 latency_tolerant_lines;
995 u32 latency_hiding;
996 fixed20_12 a;
997
998 a.full = dfixed_const(1);
999 if (wm->vsc.full > a.full)
1000 latency_tolerant_lines = 1;
1001 else {
1002 if (lb_partitions <= (wm->vtaps + 1))
1003 latency_tolerant_lines = 1;
1004 else
1005 latency_tolerant_lines = 2;
1006 }
1007
1008 latency_hiding = (latency_tolerant_lines * line_time + wm->blank_time);
1009
1010 if (dce_v10_0_latency_watermark(wm) <= latency_hiding)
1011 return true;
1012 else
1013 return false;
1014}
1015
1016/**
1017 * dce_v10_0_program_watermarks - program display watermarks
1018 *
1019 * @adev: amdgpu_device pointer
1020 * @amdgpu_crtc: the selected display controller
1021 * @lb_size: line buffer size
1022 * @num_heads: number of display controllers in use
1023 *
1024 * Calculate and program the display watermarks for the
1025 * selected display controller (CIK).
1026 */
1027static void dce_v10_0_program_watermarks(struct amdgpu_device *adev,
1028 struct amdgpu_crtc *amdgpu_crtc,
1029 u32 lb_size, u32 num_heads)
1030{
1031 struct drm_display_mode *mode = &amdgpu_crtc->base.mode;
1032 struct dce10_wm_params wm_low, wm_high;
1033 u32 active_time;
1034 u32 line_time = 0;
1035 u32 latency_watermark_a = 0, latency_watermark_b = 0;
1036 u32 tmp, wm_mask, lb_vblank_lead_lines = 0;
1037
1038 if (amdgpu_crtc->base.enabled && num_heads && mode) {
1039 active_time = (u32) div_u64((u64)mode->crtc_hdisplay * 1000000,
1040 (u32)mode->clock);
1041 line_time = (u32) div_u64((u64)mode->crtc_htotal * 1000000,
1042 (u32)mode->clock);
1043 line_time = min(line_time, (u32)65535);
1044
1045 /* watermark for high clocks */
1046 if (adev->pm.dpm_enabled) {
1047 wm_high.yclk =
1048 amdgpu_dpm_get_mclk(adev, false) * 10;
1049 wm_high.sclk =
1050 amdgpu_dpm_get_sclk(adev, false) * 10;
1051 } else {
1052 wm_high.yclk = adev->pm.current_mclk * 10;
1053 wm_high.sclk = adev->pm.current_sclk * 10;
1054 }
1055
1056 wm_high.disp_clk = mode->clock;
1057 wm_high.src_width = mode->crtc_hdisplay;
1058 wm_high.active_time = active_time;
1059 wm_high.blank_time = line_time - wm_high.active_time;
1060 wm_high.interlaced = false;
1061 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1062 wm_high.interlaced = true;
1063 wm_high.vsc = amdgpu_crtc->vsc;
1064 wm_high.vtaps = 1;
1065 if (amdgpu_crtc->rmx_type != RMX_OFF)
1066 wm_high.vtaps = 2;
1067 wm_high.bytes_per_pixel = 4; /* XXX: get this from fb config */
1068 wm_high.lb_size = lb_size;
1069 wm_high.dram_channels = cik_get_number_of_dram_channels(adev);
1070 wm_high.num_heads = num_heads;
1071
1072 /* set for high clocks */
1073 latency_watermark_a = min(dce_v10_0_latency_watermark(&wm_high), (u32)65535);
1074
1075 /* possibly force display priority to high */
1076 /* should really do this at mode validation time... */
1077 if (!dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_high) ||
1078 !dce_v10_0_average_bandwidth_vs_available_bandwidth(&wm_high) ||
1079 !dce_v10_0_check_latency_hiding(&wm_high) ||
1080 (adev->mode_info.disp_priority == 2)) {
1081 DRM_DEBUG_KMS("force priority to high\n");
1082 }
1083
1084 /* watermark for low clocks */
1085 if (adev->pm.dpm_enabled) {
1086 wm_low.yclk =
1087 amdgpu_dpm_get_mclk(adev, true) * 10;
1088 wm_low.sclk =
1089 amdgpu_dpm_get_sclk(adev, true) * 10;
1090 } else {
1091 wm_low.yclk = adev->pm.current_mclk * 10;
1092 wm_low.sclk = adev->pm.current_sclk * 10;
1093 }
1094
1095 wm_low.disp_clk = mode->clock;
1096 wm_low.src_width = mode->crtc_hdisplay;
1097 wm_low.active_time = active_time;
1098 wm_low.blank_time = line_time - wm_low.active_time;
1099 wm_low.interlaced = false;
1100 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1101 wm_low.interlaced = true;
1102 wm_low.vsc = amdgpu_crtc->vsc;
1103 wm_low.vtaps = 1;
1104 if (amdgpu_crtc->rmx_type != RMX_OFF)
1105 wm_low.vtaps = 2;
1106 wm_low.bytes_per_pixel = 4; /* XXX: get this from fb config */
1107 wm_low.lb_size = lb_size;
1108 wm_low.dram_channels = cik_get_number_of_dram_channels(adev);
1109 wm_low.num_heads = num_heads;
1110
1111 /* set for low clocks */
1112 latency_watermark_b = min(dce_v10_0_latency_watermark(&wm_low), (u32)65535);
1113
1114 /* possibly force display priority to high */
1115 /* should really do this at mode validation time... */
1116 if (!dce_v10_0_average_bandwidth_vs_dram_bandwidth_for_display(&wm_low) ||
1117 !dce_v10_0_average_bandwidth_vs_available_bandwidth(&wm_low) ||
1118 !dce_v10_0_check_latency_hiding(&wm_low) ||
1119 (adev->mode_info.disp_priority == 2)) {
1120 DRM_DEBUG_KMS("force priority to high\n");
1121 }
1122 lb_vblank_lead_lines = DIV_ROUND_UP(lb_size, mode->crtc_hdisplay);
1123 }
1124
1125 /* select wm A */
1126 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset);
1127 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 1);
1128 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1129 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1130 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_a);
1131 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1132 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1133 /* select wm B */
1134 tmp = REG_SET_FIELD(wm_mask, DPG_WATERMARK_MASK_CONTROL, URGENCY_WATERMARK_MASK, 2);
1135 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1136 tmp = RREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset);
1137 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_LOW_WATERMARK, latency_watermark_b);
1138 tmp = REG_SET_FIELD(tmp, DPG_PIPE_URGENCY_CONTROL, URGENCY_HIGH_WATERMARK, line_time);
1139 WREG32(mmDPG_PIPE_URGENCY_CONTROL + amdgpu_crtc->crtc_offset, tmp);
1140 /* restore original selection */
1141 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask);
1142
1143 /* save values for DPM */
1144 amdgpu_crtc->line_time = line_time;
1145 amdgpu_crtc->wm_high = latency_watermark_a;
1146 amdgpu_crtc->wm_low = latency_watermark_b;
1147 /* Save number of lines the linebuffer leads before the scanout */
1148 amdgpu_crtc->lb_vblank_lead_lines = lb_vblank_lead_lines;
1149}
1150
1151/**
1152 * dce_v10_0_bandwidth_update - program display watermarks
1153 *
1154 * @adev: amdgpu_device pointer
1155 *
1156 * Calculate and program the display watermarks and line
1157 * buffer allocation (CIK).
1158 */
1159static void dce_v10_0_bandwidth_update(struct amdgpu_device *adev)
1160{
1161 struct drm_display_mode *mode = NULL;
1162 u32 num_heads = 0, lb_size;
1163 int i;
1164
1165 amdgpu_display_update_priority(adev);
1166
1167 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1168 if (adev->mode_info.crtcs[i]->base.enabled)
1169 num_heads++;
1170 }
1171 for (i = 0; i < adev->mode_info.num_crtc; i++) {
1172 mode = &adev->mode_info.crtcs[i]->base.mode;
1173 lb_size = dce_v10_0_line_buffer_adjust(adev, adev->mode_info.crtcs[i], mode);
1174 dce_v10_0_program_watermarks(adev, adev->mode_info.crtcs[i],
1175 lb_size, num_heads);
1176 }
1177}
1178
1179static void dce_v10_0_audio_get_connected_pins(struct amdgpu_device *adev)
1180{
1181 int i;
1182 u32 offset, tmp;
1183
1184 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1185 offset = adev->mode_info.audio.pin[i].offset;
1186 tmp = RREG32_AUDIO_ENDPT(offset,
1187 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT);
1188 if (((tmp &
1189 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK) >>
1190 AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY__SHIFT) == 1)
1191 adev->mode_info.audio.pin[i].connected = false;
1192 else
1193 adev->mode_info.audio.pin[i].connected = true;
1194 }
1195}
1196
1197static struct amdgpu_audio_pin *dce_v10_0_audio_get_pin(struct amdgpu_device *adev)
1198{
1199 int i;
1200
1201 dce_v10_0_audio_get_connected_pins(adev);
1202
1203 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1204 if (adev->mode_info.audio.pin[i].connected)
1205 return &adev->mode_info.audio.pin[i];
1206 }
1207 DRM_ERROR("No connected audio pins found!\n");
1208 return NULL;
1209}
1210
1211static void dce_v10_0_afmt_audio_select_pin(struct drm_encoder *encoder)
1212{
1213 struct amdgpu_device *adev = drm_to_adev(encoder->dev);
1214 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1215 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1216 u32 tmp;
1217
1218 if (!dig || !dig->afmt || !dig->afmt->pin)
1219 return;
1220
1221 tmp = RREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset);
1222 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_SRC_CONTROL, AFMT_AUDIO_SRC_SELECT, dig->afmt->pin->id);
1223 WREG32(mmAFMT_AUDIO_SRC_CONTROL + dig->afmt->offset, tmp);
1224}
1225
1226static void dce_v10_0_audio_write_latency_fields(struct drm_encoder *encoder,
1227 struct drm_display_mode *mode)
1228{
1229 struct drm_device *dev = encoder->dev;
1230 struct amdgpu_device *adev = drm_to_adev(dev);
1231 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1232 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1233 struct drm_connector *connector;
1234 struct drm_connector_list_iter iter;
1235 struct amdgpu_connector *amdgpu_connector = NULL;
1236 u32 tmp;
1237 int interlace = 0;
1238
1239 if (!dig || !dig->afmt || !dig->afmt->pin)
1240 return;
1241
1242 drm_connector_list_iter_begin(dev, &iter);
1243 drm_for_each_connector_iter(connector, &iter) {
1244 if (connector->encoder == encoder) {
1245 amdgpu_connector = to_amdgpu_connector(connector);
1246 break;
1247 }
1248 }
1249 drm_connector_list_iter_end(&iter);
1250
1251 if (!amdgpu_connector) {
1252 DRM_ERROR("Couldn't find encoder's connector\n");
1253 return;
1254 }
1255
1256 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1257 interlace = 1;
1258 if (connector->latency_present[interlace]) {
1259 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1260 VIDEO_LIPSYNC, connector->video_latency[interlace]);
1261 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1262 AUDIO_LIPSYNC, connector->audio_latency[interlace]);
1263 } else {
1264 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1265 VIDEO_LIPSYNC, 0);
1266 tmp = REG_SET_FIELD(0, AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC,
1267 AUDIO_LIPSYNC, 0);
1268 }
1269 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1270 ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC, tmp);
1271}
1272
1273static void dce_v10_0_audio_write_speaker_allocation(struct drm_encoder *encoder)
1274{
1275 struct drm_device *dev = encoder->dev;
1276 struct amdgpu_device *adev = drm_to_adev(dev);
1277 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1278 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1279 struct drm_connector *connector;
1280 struct drm_connector_list_iter iter;
1281 struct amdgpu_connector *amdgpu_connector = NULL;
1282 u32 tmp;
1283 u8 *sadb = NULL;
1284 int sad_count;
1285
1286 if (!dig || !dig->afmt || !dig->afmt->pin)
1287 return;
1288
1289 drm_connector_list_iter_begin(dev, &iter);
1290 drm_for_each_connector_iter(connector, &iter) {
1291 if (connector->encoder == encoder) {
1292 amdgpu_connector = to_amdgpu_connector(connector);
1293 break;
1294 }
1295 }
1296 drm_connector_list_iter_end(&iter);
1297
1298 if (!amdgpu_connector) {
1299 DRM_ERROR("Couldn't find encoder's connector\n");
1300 return;
1301 }
1302
1303 sad_count = drm_edid_to_speaker_allocation(amdgpu_connector_edid(connector), &sadb);
1304 if (sad_count < 0) {
1305 DRM_ERROR("Couldn't read Speaker Allocation Data Block: %d\n", sad_count);
1306 sad_count = 0;
1307 }
1308
1309 /* program the speaker allocation */
1310 tmp = RREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1311 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER);
1312 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1313 DP_CONNECTION, 0);
1314 /* set HDMI mode */
1315 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1316 HDMI_CONNECTION, 1);
1317 if (sad_count)
1318 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1319 SPEAKER_ALLOCATION, sadb[0]);
1320 else
1321 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER,
1322 SPEAKER_ALLOCATION, 5); /* stereo */
1323 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset,
1324 ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER, tmp);
1325
1326 kfree(sadb);
1327}
1328
1329static void dce_v10_0_audio_write_sad_regs(struct drm_encoder *encoder)
1330{
1331 struct drm_device *dev = encoder->dev;
1332 struct amdgpu_device *adev = drm_to_adev(dev);
1333 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1334 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1335 struct drm_connector *connector;
1336 struct drm_connector_list_iter iter;
1337 struct amdgpu_connector *amdgpu_connector = NULL;
1338 struct cea_sad *sads;
1339 int i, sad_count;
1340
1341 static const u16 eld_reg_to_type[][2] = {
1342 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
1343 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
1344 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
1345 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
1346 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
1347 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
1348 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
1349 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
1350 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
1351 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
1352 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
1353 { ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
1354 };
1355
1356 if (!dig || !dig->afmt || !dig->afmt->pin)
1357 return;
1358
1359 drm_connector_list_iter_begin(dev, &iter);
1360 drm_for_each_connector_iter(connector, &iter) {
1361 if (connector->encoder == encoder) {
1362 amdgpu_connector = to_amdgpu_connector(connector);
1363 break;
1364 }
1365 }
1366 drm_connector_list_iter_end(&iter);
1367
1368 if (!amdgpu_connector) {
1369 DRM_ERROR("Couldn't find encoder's connector\n");
1370 return;
1371 }
1372
1373 sad_count = drm_edid_to_sad(amdgpu_connector_edid(connector), &sads);
1374 if (sad_count < 0)
1375 DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
1376 if (sad_count <= 0)
1377 return;
1378 BUG_ON(!sads);
1379
1380 for (i = 0; i < ARRAY_SIZE(eld_reg_to_type); i++) {
1381 u32 tmp = 0;
1382 u8 stereo_freqs = 0;
1383 int max_channels = -1;
1384 int j;
1385
1386 for (j = 0; j < sad_count; j++) {
1387 struct cea_sad *sad = &sads[j];
1388
1389 if (sad->format == eld_reg_to_type[i][1]) {
1390 if (sad->channels > max_channels) {
1391 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1392 MAX_CHANNELS, sad->channels);
1393 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1394 DESCRIPTOR_BYTE_2, sad->byte2);
1395 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1396 SUPPORTED_FREQUENCIES, sad->freq);
1397 max_channels = sad->channels;
1398 }
1399
1400 if (sad->format == HDMI_AUDIO_CODING_TYPE_PCM)
1401 stereo_freqs |= sad->freq;
1402 else
1403 break;
1404 }
1405 }
1406
1407 tmp = REG_SET_FIELD(tmp, AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0,
1408 SUPPORTED_FREQUENCIES_STEREO, stereo_freqs);
1409 WREG32_AUDIO_ENDPT(dig->afmt->pin->offset, eld_reg_to_type[i][0], tmp);
1410 }
1411
1412 kfree(sads);
1413}
1414
1415static void dce_v10_0_audio_enable(struct amdgpu_device *adev,
1416 struct amdgpu_audio_pin *pin,
1417 bool enable)
1418{
1419 if (!pin)
1420 return;
1421
1422 WREG32_AUDIO_ENDPT(pin->offset, ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL,
1423 enable ? AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK : 0);
1424}
1425
1426static const u32 pin_offsets[] =
1427{
1428 AUD0_REGISTER_OFFSET,
1429 AUD1_REGISTER_OFFSET,
1430 AUD2_REGISTER_OFFSET,
1431 AUD3_REGISTER_OFFSET,
1432 AUD4_REGISTER_OFFSET,
1433 AUD5_REGISTER_OFFSET,
1434 AUD6_REGISTER_OFFSET,
1435};
1436
1437static int dce_v10_0_audio_init(struct amdgpu_device *adev)
1438{
1439 int i;
1440
1441 if (!amdgpu_audio)
1442 return 0;
1443
1444 adev->mode_info.audio.enabled = true;
1445
1446 adev->mode_info.audio.num_pins = 7;
1447
1448 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
1449 adev->mode_info.audio.pin[i].channels = -1;
1450 adev->mode_info.audio.pin[i].rate = -1;
1451 adev->mode_info.audio.pin[i].bits_per_sample = -1;
1452 adev->mode_info.audio.pin[i].status_bits = 0;
1453 adev->mode_info.audio.pin[i].category_code = 0;
1454 adev->mode_info.audio.pin[i].connected = false;
1455 adev->mode_info.audio.pin[i].offset = pin_offsets[i];
1456 adev->mode_info.audio.pin[i].id = i;
1457 /* disable audio. it will be set up later */
1458 /* XXX remove once we switch to ip funcs */
1459 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1460 }
1461
1462 return 0;
1463}
1464
1465static void dce_v10_0_audio_fini(struct amdgpu_device *adev)
1466{
1467 int i;
1468
1469 if (!amdgpu_audio)
1470 return;
1471
1472 if (!adev->mode_info.audio.enabled)
1473 return;
1474
1475 for (i = 0; i < adev->mode_info.audio.num_pins; i++)
1476 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
1477
1478 adev->mode_info.audio.enabled = false;
1479}
1480
1481/*
1482 * update the N and CTS parameters for a given pixel clock rate
1483 */
1484static void dce_v10_0_afmt_update_ACR(struct drm_encoder *encoder, uint32_t clock)
1485{
1486 struct drm_device *dev = encoder->dev;
1487 struct amdgpu_device *adev = drm_to_adev(dev);
1488 struct amdgpu_afmt_acr acr = amdgpu_afmt_acr(clock);
1489 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1490 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1491 u32 tmp;
1492
1493 tmp = RREG32(mmHDMI_ACR_32_0 + dig->afmt->offset);
1494 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz);
1495 WREG32(mmHDMI_ACR_32_0 + dig->afmt->offset, tmp);
1496 tmp = RREG32(mmHDMI_ACR_32_1 + dig->afmt->offset);
1497 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_1, HDMI_ACR_N_32, acr.n_32khz);
1498 WREG32(mmHDMI_ACR_32_1 + dig->afmt->offset, tmp);
1499
1500 tmp = RREG32(mmHDMI_ACR_44_0 + dig->afmt->offset);
1501 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz);
1502 WREG32(mmHDMI_ACR_44_0 + dig->afmt->offset, tmp);
1503 tmp = RREG32(mmHDMI_ACR_44_1 + dig->afmt->offset);
1504 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz);
1505 WREG32(mmHDMI_ACR_44_1 + dig->afmt->offset, tmp);
1506
1507 tmp = RREG32(mmHDMI_ACR_48_0 + dig->afmt->offset);
1508 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz);
1509 WREG32(mmHDMI_ACR_48_0 + dig->afmt->offset, tmp);
1510 tmp = RREG32(mmHDMI_ACR_48_1 + dig->afmt->offset);
1511 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz);
1512 WREG32(mmHDMI_ACR_48_1 + dig->afmt->offset, tmp);
1513
1514}
1515
1516/*
1517 * build a HDMI Video Info Frame
1518 */
1519static void dce_v10_0_afmt_update_avi_infoframe(struct drm_encoder *encoder,
1520 void *buffer, size_t size)
1521{
1522 struct drm_device *dev = encoder->dev;
1523 struct amdgpu_device *adev = drm_to_adev(dev);
1524 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1525 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1526 uint8_t *frame = buffer + 3;
1527 uint8_t *header = buffer;
1528
1529 WREG32(mmAFMT_AVI_INFO0 + dig->afmt->offset,
1530 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
1531 WREG32(mmAFMT_AVI_INFO1 + dig->afmt->offset,
1532 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
1533 WREG32(mmAFMT_AVI_INFO2 + dig->afmt->offset,
1534 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
1535 WREG32(mmAFMT_AVI_INFO3 + dig->afmt->offset,
1536 frame[0xC] | (frame[0xD] << 8) | (header[1] << 24));
1537}
1538
1539static void dce_v10_0_audio_set_dto(struct drm_encoder *encoder, u32 clock)
1540{
1541 struct drm_device *dev = encoder->dev;
1542 struct amdgpu_device *adev = drm_to_adev(dev);
1543 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1544 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1545 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1546 u32 dto_phase = 24 * 1000;
1547 u32 dto_modulo = clock;
1548 u32 tmp;
1549
1550 if (!dig || !dig->afmt)
1551 return;
1552
1553 /* XXX two dtos; generally use dto0 for hdmi */
1554 /* Express [24MHz / target pixel clock] as an exact rational
1555 * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE
1556 * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
1557 */
1558 tmp = RREG32(mmDCCG_AUDIO_DTO_SOURCE);
1559 tmp = REG_SET_FIELD(tmp, DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL,
1560 amdgpu_crtc->crtc_id);
1561 WREG32(mmDCCG_AUDIO_DTO_SOURCE, tmp);
1562 WREG32(mmDCCG_AUDIO_DTO0_PHASE, dto_phase);
1563 WREG32(mmDCCG_AUDIO_DTO0_MODULE, dto_modulo);
1564}
1565
1566/*
1567 * update the info frames with the data from the current display mode
1568 */
1569static void dce_v10_0_afmt_setmode(struct drm_encoder *encoder,
1570 struct drm_display_mode *mode)
1571{
1572 struct drm_device *dev = encoder->dev;
1573 struct amdgpu_device *adev = drm_to_adev(dev);
1574 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1575 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1576 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
1577 u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
1578 struct hdmi_avi_infoframe frame;
1579 ssize_t err;
1580 u32 tmp;
1581 int bpc = 8;
1582
1583 if (!dig || !dig->afmt)
1584 return;
1585
1586 /* Silent, r600_hdmi_enable will raise WARN for us */
1587 if (!dig->afmt->enabled)
1588 return;
1589
1590 /* hdmi deep color mode general control packets setup, if bpc > 8 */
1591 if (encoder->crtc) {
1592 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc);
1593 bpc = amdgpu_crtc->bpc;
1594 }
1595
1596 /* disable audio prior to setting up hw */
1597 dig->afmt->pin = dce_v10_0_audio_get_pin(adev);
1598 dce_v10_0_audio_enable(adev, dig->afmt->pin, false);
1599
1600 dce_v10_0_audio_set_dto(encoder, mode->clock);
1601
1602 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1603 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1);
1604 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp); /* send null packets when required */
1605
1606 WREG32(mmAFMT_AUDIO_CRC_CONTROL + dig->afmt->offset, 0x1000);
1607
1608 tmp = RREG32(mmHDMI_CONTROL + dig->afmt->offset);
1609 switch (bpc) {
1610 case 0:
1611 case 6:
1612 case 8:
1613 case 16:
1614 default:
1615 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 0);
1616 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 0);
1617 DRM_DEBUG("%s: Disabling hdmi deep color for %d bpc.\n",
1618 connector->name, bpc);
1619 break;
1620 case 10:
1621 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1622 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 1);
1623 DRM_DEBUG("%s: Enabling hdmi deep color 30 for 10 bpc.\n",
1624 connector->name);
1625 break;
1626 case 12:
1627 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, 1);
1628 tmp = REG_SET_FIELD(tmp, HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, 2);
1629 DRM_DEBUG("%s: Enabling hdmi deep color 36 for 12 bpc.\n",
1630 connector->name);
1631 break;
1632 }
1633 WREG32(mmHDMI_CONTROL + dig->afmt->offset, tmp);
1634
1635 tmp = RREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset);
1636 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); /* send null packets when required */
1637 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); /* send general control packets */
1638 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packets every frame */
1639 WREG32(mmHDMI_VBI_PACKET_CONTROL + dig->afmt->offset, tmp);
1640
1641 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1642 /* enable audio info frames (frames won't be set until audio is enabled) */
1643 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_SEND, 1);
1644 /* required for audio info values to be updated */
1645 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AUDIO_INFO_CONT, 1);
1646 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1647
1648 tmp = RREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset);
1649 /* required for audio info values to be updated */
1650 tmp = REG_SET_FIELD(tmp, AFMT_INFOFRAME_CONTROL0, AFMT_AUDIO_INFO_UPDATE, 1);
1651 WREG32(mmAFMT_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1652
1653 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1654 /* anything other than 0 */
1655 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AUDIO_INFO_LINE, 2);
1656 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1657
1658 WREG32(mmHDMI_GC + dig->afmt->offset, 0); /* unset HDMI_GC_AVMUTE */
1659
1660 tmp = RREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1661 /* set the default audio delay */
1662 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);
1663 /* should be suffient for all audio modes and small enough for all hblanks */
1664 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);
1665 WREG32(mmHDMI_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1666
1667 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1668 /* allow 60958 channel status fields to be updated */
1669 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_60958_CS_UPDATE, 1);
1670 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1671
1672 tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset);
1673 if (bpc > 8)
1674 /* clear SW CTS value */
1675 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 0);
1676 else
1677 /* select SW CTS value */
1678 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_SOURCE, 1);
1679 /* allow hw to sent ACR packets when required */
1680 tmp = REG_SET_FIELD(tmp, HDMI_ACR_PACKET_CONTROL, HDMI_ACR_AUTO_SEND, 1);
1681 WREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset, tmp);
1682
1683 dce_v10_0_afmt_update_ACR(encoder, mode->clock);
1684
1685 tmp = RREG32(mmAFMT_60958_0 + dig->afmt->offset);
1686 tmp = REG_SET_FIELD(tmp, AFMT_60958_0, AFMT_60958_CS_CHANNEL_NUMBER_L, 1);
1687 WREG32(mmAFMT_60958_0 + dig->afmt->offset, tmp);
1688
1689 tmp = RREG32(mmAFMT_60958_1 + dig->afmt->offset);
1690 tmp = REG_SET_FIELD(tmp, AFMT_60958_1, AFMT_60958_CS_CHANNEL_NUMBER_R, 2);
1691 WREG32(mmAFMT_60958_1 + dig->afmt->offset, tmp);
1692
1693 tmp = RREG32(mmAFMT_60958_2 + dig->afmt->offset);
1694 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_2, 3);
1695 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_3, 4);
1696 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_4, 5);
1697 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_5, 6);
1698 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_6, 7);
1699 tmp = REG_SET_FIELD(tmp, AFMT_60958_2, AFMT_60958_CS_CHANNEL_NUMBER_7, 8);
1700 WREG32(mmAFMT_60958_2 + dig->afmt->offset, tmp);
1701
1702 dce_v10_0_audio_write_speaker_allocation(encoder);
1703
1704 WREG32(mmAFMT_AUDIO_PACKET_CONTROL2 + dig->afmt->offset,
1705 (0xff << AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE__SHIFT));
1706
1707 dce_v10_0_afmt_audio_select_pin(encoder);
1708 dce_v10_0_audio_write_sad_regs(encoder);
1709 dce_v10_0_audio_write_latency_fields(encoder, mode);
1710
1711 err = drm_hdmi_avi_infoframe_from_display_mode(&frame, connector, mode);
1712 if (err < 0) {
1713 DRM_ERROR("failed to setup AVI infoframe: %zd\n", err);
1714 return;
1715 }
1716
1717 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
1718 if (err < 0) {
1719 DRM_ERROR("failed to pack AVI infoframe: %zd\n", err);
1720 return;
1721 }
1722
1723 dce_v10_0_afmt_update_avi_infoframe(encoder, buffer, sizeof(buffer));
1724
1725 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset);
1726 /* enable AVI info frames */
1727 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_SEND, 1);
1728 /* required for audio info values to be updated */
1729 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL0, HDMI_AVI_INFO_CONT, 1);
1730 WREG32(mmHDMI_INFOFRAME_CONTROL0 + dig->afmt->offset, tmp);
1731
1732 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset);
1733 tmp = REG_SET_FIELD(tmp, HDMI_INFOFRAME_CONTROL1, HDMI_AVI_INFO_LINE, 2);
1734 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp);
1735
1736 tmp = RREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset);
1737 /* send audio packets */
1738 tmp = REG_SET_FIELD(tmp, AFMT_AUDIO_PACKET_CONTROL, AFMT_AUDIO_SAMPLE_SEND, 1);
1739 WREG32(mmAFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, tmp);
1740
1741 WREG32(mmAFMT_RAMP_CONTROL0 + dig->afmt->offset, 0x00FFFFFF);
1742 WREG32(mmAFMT_RAMP_CONTROL1 + dig->afmt->offset, 0x007FFFFF);
1743 WREG32(mmAFMT_RAMP_CONTROL2 + dig->afmt->offset, 0x00000001);
1744 WREG32(mmAFMT_RAMP_CONTROL3 + dig->afmt->offset, 0x00000001);
1745
1746 /* enable audio after to setting up hw */
1747 dce_v10_0_audio_enable(adev, dig->afmt->pin, true);
1748}
1749
1750static void dce_v10_0_afmt_enable(struct drm_encoder *encoder, bool enable)
1751{
1752 struct drm_device *dev = encoder->dev;
1753 struct amdgpu_device *adev = drm_to_adev(dev);
1754 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
1755 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
1756
1757 if (!dig || !dig->afmt)
1758 return;
1759
1760 /* Silent, r600_hdmi_enable will raise WARN for us */
1761 if (enable && dig->afmt->enabled)
1762 return;
1763 if (!enable && !dig->afmt->enabled)
1764 return;
1765
1766 if (!enable && dig->afmt->pin) {
1767 dce_v10_0_audio_enable(adev, dig->afmt->pin, false);
1768 dig->afmt->pin = NULL;
1769 }
1770
1771 dig->afmt->enabled = enable;
1772
1773 DRM_DEBUG("%sabling AFMT interface @ 0x%04X for encoder 0x%x\n",
1774 enable ? "En" : "Dis", dig->afmt->offset, amdgpu_encoder->encoder_id);
1775}
1776
1777static int dce_v10_0_afmt_init(struct amdgpu_device *adev)
1778{
1779 int i;
1780
1781 for (i = 0; i < adev->mode_info.num_dig; i++)
1782 adev->mode_info.afmt[i] = NULL;
1783
1784 /* DCE10 has audio blocks tied to DIG encoders */
1785 for (i = 0; i < adev->mode_info.num_dig; i++) {
1786 adev->mode_info.afmt[i] = kzalloc(sizeof(struct amdgpu_afmt), GFP_KERNEL);
1787 if (adev->mode_info.afmt[i]) {
1788 adev->mode_info.afmt[i]->offset = dig_offsets[i];
1789 adev->mode_info.afmt[i]->id = i;
1790 } else {
1791 int j;
1792 for (j = 0; j < i; j++) {
1793 kfree(adev->mode_info.afmt[j]);
1794 adev->mode_info.afmt[j] = NULL;
1795 }
1796 return -ENOMEM;
1797 }
1798 }
1799 return 0;
1800}
1801
1802static void dce_v10_0_afmt_fini(struct amdgpu_device *adev)
1803{
1804 int i;
1805
1806 for (i = 0; i < adev->mode_info.num_dig; i++) {
1807 kfree(adev->mode_info.afmt[i]);
1808 adev->mode_info.afmt[i] = NULL;
1809 }
1810}
1811
1812static const u32 vga_control_regs[6] =
1813{
1814 mmD1VGA_CONTROL,
1815 mmD2VGA_CONTROL,
1816 mmD3VGA_CONTROL,
1817 mmD4VGA_CONTROL,
1818 mmD5VGA_CONTROL,
1819 mmD6VGA_CONTROL,
1820};
1821
1822static void dce_v10_0_vga_enable(struct drm_crtc *crtc, bool enable)
1823{
1824 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1825 struct drm_device *dev = crtc->dev;
1826 struct amdgpu_device *adev = drm_to_adev(dev);
1827 u32 vga_control;
1828
1829 vga_control = RREG32(vga_control_regs[amdgpu_crtc->crtc_id]) & ~1;
1830 if (enable)
1831 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control | 1);
1832 else
1833 WREG32(vga_control_regs[amdgpu_crtc->crtc_id], vga_control);
1834}
1835
1836static void dce_v10_0_grph_enable(struct drm_crtc *crtc, bool enable)
1837{
1838 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1839 struct drm_device *dev = crtc->dev;
1840 struct amdgpu_device *adev = drm_to_adev(dev);
1841
1842 if (enable)
1843 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 1);
1844 else
1845 WREG32(mmGRPH_ENABLE + amdgpu_crtc->crtc_offset, 0);
1846}
1847
1848static int dce_v10_0_crtc_do_set_base(struct drm_crtc *crtc,
1849 struct drm_framebuffer *fb,
1850 int x, int y, int atomic)
1851{
1852 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
1853 struct drm_device *dev = crtc->dev;
1854 struct amdgpu_device *adev = drm_to_adev(dev);
1855 struct drm_framebuffer *target_fb;
1856 struct drm_gem_object *obj;
1857 struct amdgpu_bo *abo;
1858 uint64_t fb_location, tiling_flags;
1859 uint32_t fb_format, fb_pitch_pixels;
1860 u32 fb_swap = REG_SET_FIELD(0, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP, ENDIAN_NONE);
1861 u32 pipe_config;
1862 u32 tmp, viewport_w, viewport_h;
1863 int r;
1864 bool bypass_lut = false;
1865
1866 /* no fb bound */
1867 if (!atomic && !crtc->primary->fb) {
1868 DRM_DEBUG_KMS("No FB bound\n");
1869 return 0;
1870 }
1871
1872 if (atomic)
1873 target_fb = fb;
1874 else
1875 target_fb = crtc->primary->fb;
1876
1877 /* If atomic, assume fb object is pinned & idle & fenced and
1878 * just update base pointers
1879 */
1880 obj = target_fb->obj[0];
1881 abo = gem_to_amdgpu_bo(obj);
1882 r = amdgpu_bo_reserve(abo, false);
1883 if (unlikely(r != 0))
1884 return r;
1885
1886 if (!atomic) {
1887 r = amdgpu_bo_pin(abo, AMDGPU_GEM_DOMAIN_VRAM);
1888 if (unlikely(r != 0)) {
1889 amdgpu_bo_unreserve(abo);
1890 return -EINVAL;
1891 }
1892 }
1893 fb_location = amdgpu_bo_gpu_offset(abo);
1894
1895 amdgpu_bo_get_tiling_flags(abo, &tiling_flags);
1896 amdgpu_bo_unreserve(abo);
1897
1898 pipe_config = AMDGPU_TILING_GET(tiling_flags, PIPE_CONFIG);
1899
1900 switch (target_fb->format->format) {
1901 case DRM_FORMAT_C8:
1902 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 0);
1903 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1904 break;
1905 case DRM_FORMAT_XRGB4444:
1906 case DRM_FORMAT_ARGB4444:
1907 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1908 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 2);
1909#ifdef __BIG_ENDIAN
1910 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1911 ENDIAN_8IN16);
1912#endif
1913 break;
1914 case DRM_FORMAT_XRGB1555:
1915 case DRM_FORMAT_ARGB1555:
1916 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1917 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1918#ifdef __BIG_ENDIAN
1919 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1920 ENDIAN_8IN16);
1921#endif
1922 break;
1923 case DRM_FORMAT_BGRX5551:
1924 case DRM_FORMAT_BGRA5551:
1925 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1926 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 5);
1927#ifdef __BIG_ENDIAN
1928 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1929 ENDIAN_8IN16);
1930#endif
1931 break;
1932 case DRM_FORMAT_RGB565:
1933 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 1);
1934 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1935#ifdef __BIG_ENDIAN
1936 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1937 ENDIAN_8IN16);
1938#endif
1939 break;
1940 case DRM_FORMAT_XRGB8888:
1941 case DRM_FORMAT_ARGB8888:
1942 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1943 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1944#ifdef __BIG_ENDIAN
1945 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1946 ENDIAN_8IN32);
1947#endif
1948 break;
1949 case DRM_FORMAT_XRGB2101010:
1950 case DRM_FORMAT_ARGB2101010:
1951 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1952 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 1);
1953#ifdef __BIG_ENDIAN
1954 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1955 ENDIAN_8IN32);
1956#endif
1957 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1958 bypass_lut = true;
1959 break;
1960 case DRM_FORMAT_BGRX1010102:
1961 case DRM_FORMAT_BGRA1010102:
1962 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1963 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 4);
1964#ifdef __BIG_ENDIAN
1965 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1966 ENDIAN_8IN32);
1967#endif
1968 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1969 bypass_lut = true;
1970 break;
1971 case DRM_FORMAT_XBGR8888:
1972 case DRM_FORMAT_ABGR8888:
1973 fb_format = REG_SET_FIELD(0, GRPH_CONTROL, GRPH_DEPTH, 2);
1974 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_FORMAT, 0);
1975 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_RED_CROSSBAR, 2);
1976 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_BLUE_CROSSBAR, 2);
1977#ifdef __BIG_ENDIAN
1978 fb_swap = REG_SET_FIELD(fb_swap, GRPH_SWAP_CNTL, GRPH_ENDIAN_SWAP,
1979 ENDIAN_8IN32);
1980#endif
1981 break;
1982 default:
1983 DRM_ERROR("Unsupported screen format %p4cc\n",
1984 &target_fb->format->format);
1985 return -EINVAL;
1986 }
1987
1988 if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_2D_TILED_THIN1) {
1989 unsigned bankw, bankh, mtaspect, tile_split, num_banks;
1990
1991 bankw = AMDGPU_TILING_GET(tiling_flags, BANK_WIDTH);
1992 bankh = AMDGPU_TILING_GET(tiling_flags, BANK_HEIGHT);
1993 mtaspect = AMDGPU_TILING_GET(tiling_flags, MACRO_TILE_ASPECT);
1994 tile_split = AMDGPU_TILING_GET(tiling_flags, TILE_SPLIT);
1995 num_banks = AMDGPU_TILING_GET(tiling_flags, NUM_BANKS);
1996
1997 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_NUM_BANKS, num_banks);
1998 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
1999 ARRAY_2D_TILED_THIN1);
2000 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_TILE_SPLIT,
2001 tile_split);
2002 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_WIDTH, bankw);
2003 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_BANK_HEIGHT, bankh);
2004 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MACRO_TILE_ASPECT,
2005 mtaspect);
2006 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_MICRO_TILE_MODE,
2007 ADDR_SURF_MICRO_TILING_DISPLAY);
2008 } else if (AMDGPU_TILING_GET(tiling_flags, ARRAY_MODE) == ARRAY_1D_TILED_THIN1) {
2009 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_ARRAY_MODE,
2010 ARRAY_1D_TILED_THIN1);
2011 }
2012
2013 fb_format = REG_SET_FIELD(fb_format, GRPH_CONTROL, GRPH_PIPE_CONFIG,
2014 pipe_config);
2015
2016 dce_v10_0_vga_enable(crtc, false);
2017
2018 /* Make sure surface address is updated at vertical blank rather than
2019 * horizontal blank
2020 */
2021 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset);
2022 tmp = REG_SET_FIELD(tmp, GRPH_FLIP_CONTROL,
2023 GRPH_SURFACE_UPDATE_H_RETRACE_EN, 0);
2024 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2025
2026 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2027 upper_32_bits(fb_location));
2028 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2029 upper_32_bits(fb_location));
2030 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2031 (u32)fb_location & GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK);
2032 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2033 (u32) fb_location & GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK);
2034 WREG32(mmGRPH_CONTROL + amdgpu_crtc->crtc_offset, fb_format);
2035 WREG32(mmGRPH_SWAP_CNTL + amdgpu_crtc->crtc_offset, fb_swap);
2036
2037 /*
2038 * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT
2039 * for > 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to
2040 * retain the full precision throughout the pipeline.
2041 */
2042 tmp = RREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset);
2043 if (bypass_lut)
2044 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 1);
2045 else
2046 tmp = REG_SET_FIELD(tmp, GRPH_LUT_10BIT_BYPASS, GRPH_LUT_10BIT_BYPASS_EN, 0);
2047 WREG32(mmGRPH_LUT_10BIT_BYPASS + amdgpu_crtc->crtc_offset, tmp);
2048
2049 if (bypass_lut)
2050 DRM_DEBUG_KMS("Bypassing hardware LUT due to 10 bit fb scanout.\n");
2051
2052 WREG32(mmGRPH_SURFACE_OFFSET_X + amdgpu_crtc->crtc_offset, 0);
2053 WREG32(mmGRPH_SURFACE_OFFSET_Y + amdgpu_crtc->crtc_offset, 0);
2054 WREG32(mmGRPH_X_START + amdgpu_crtc->crtc_offset, 0);
2055 WREG32(mmGRPH_Y_START + amdgpu_crtc->crtc_offset, 0);
2056 WREG32(mmGRPH_X_END + amdgpu_crtc->crtc_offset, target_fb->width);
2057 WREG32(mmGRPH_Y_END + amdgpu_crtc->crtc_offset, target_fb->height);
2058
2059 fb_pitch_pixels = target_fb->pitches[0] / target_fb->format->cpp[0];
2060 WREG32(mmGRPH_PITCH + amdgpu_crtc->crtc_offset, fb_pitch_pixels);
2061
2062 dce_v10_0_grph_enable(crtc, true);
2063
2064 WREG32(mmLB_DESKTOP_HEIGHT + amdgpu_crtc->crtc_offset,
2065 target_fb->height);
2066
2067 x &= ~3;
2068 y &= ~1;
2069 WREG32(mmVIEWPORT_START + amdgpu_crtc->crtc_offset,
2070 (x << 16) | y);
2071 viewport_w = crtc->mode.hdisplay;
2072 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
2073 WREG32(mmVIEWPORT_SIZE + amdgpu_crtc->crtc_offset,
2074 (viewport_w << 16) | viewport_h);
2075
2076 /* set pageflip to happen anywhere in vblank interval */
2077 WREG32(mmMASTER_UPDATE_MODE + amdgpu_crtc->crtc_offset, 0);
2078
2079 if (!atomic && fb && fb != crtc->primary->fb) {
2080 abo = gem_to_amdgpu_bo(fb->obj[0]);
2081 r = amdgpu_bo_reserve(abo, true);
2082 if (unlikely(r != 0))
2083 return r;
2084 amdgpu_bo_unpin(abo);
2085 amdgpu_bo_unreserve(abo);
2086 }
2087
2088 /* Bytes per pixel may have changed */
2089 dce_v10_0_bandwidth_update(adev);
2090
2091 return 0;
2092}
2093
2094static void dce_v10_0_set_interleave(struct drm_crtc *crtc,
2095 struct drm_display_mode *mode)
2096{
2097 struct drm_device *dev = crtc->dev;
2098 struct amdgpu_device *adev = drm_to_adev(dev);
2099 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2100 u32 tmp;
2101
2102 tmp = RREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset);
2103 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
2104 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 1);
2105 else
2106 tmp = REG_SET_FIELD(tmp, LB_DATA_FORMAT, INTERLEAVE_EN, 0);
2107 WREG32(mmLB_DATA_FORMAT + amdgpu_crtc->crtc_offset, tmp);
2108}
2109
2110static void dce_v10_0_crtc_load_lut(struct drm_crtc *crtc)
2111{
2112 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2113 struct drm_device *dev = crtc->dev;
2114 struct amdgpu_device *adev = drm_to_adev(dev);
2115 u16 *r, *g, *b;
2116 int i;
2117 u32 tmp;
2118
2119 DRM_DEBUG_KMS("%d\n", amdgpu_crtc->crtc_id);
2120
2121 tmp = RREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2122 tmp = REG_SET_FIELD(tmp, INPUT_CSC_CONTROL, INPUT_CSC_GRPH_MODE, 0);
2123 tmp = REG_SET_FIELD(tmp, INPUT_CSC_CONTROL, INPUT_CSC_OVL_MODE, 0);
2124 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2125
2126 tmp = RREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset);
2127 tmp = REG_SET_FIELD(tmp, PRESCALE_GRPH_CONTROL, GRPH_PRESCALE_BYPASS, 1);
2128 WREG32(mmPRESCALE_GRPH_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2129
2130 tmp = RREG32(mmPRESCALE_OVL_CONTROL + amdgpu_crtc->crtc_offset);
2131 tmp = REG_SET_FIELD(tmp, PRESCALE_OVL_CONTROL, OVL_PRESCALE_BYPASS, 1);
2132 WREG32(mmPRESCALE_OVL_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2133
2134 tmp = RREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2135 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, GRPH_INPUT_GAMMA_MODE, 0);
2136 tmp = REG_SET_FIELD(tmp, INPUT_GAMMA_CONTROL, OVL_INPUT_GAMMA_MODE, 0);
2137 WREG32(mmINPUT_GAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2138
2139 WREG32(mmDC_LUT_CONTROL + amdgpu_crtc->crtc_offset, 0);
2140
2141 WREG32(mmDC_LUT_BLACK_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0);
2142 WREG32(mmDC_LUT_BLACK_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0);
2143 WREG32(mmDC_LUT_BLACK_OFFSET_RED + amdgpu_crtc->crtc_offset, 0);
2144
2145 WREG32(mmDC_LUT_WHITE_OFFSET_BLUE + amdgpu_crtc->crtc_offset, 0xffff);
2146 WREG32(mmDC_LUT_WHITE_OFFSET_GREEN + amdgpu_crtc->crtc_offset, 0xffff);
2147 WREG32(mmDC_LUT_WHITE_OFFSET_RED + amdgpu_crtc->crtc_offset, 0xffff);
2148
2149 WREG32(mmDC_LUT_RW_MODE + amdgpu_crtc->crtc_offset, 0);
2150 WREG32(mmDC_LUT_WRITE_EN_MASK + amdgpu_crtc->crtc_offset, 0x00000007);
2151
2152 WREG32(mmDC_LUT_RW_INDEX + amdgpu_crtc->crtc_offset, 0);
2153 r = crtc->gamma_store;
2154 g = r + crtc->gamma_size;
2155 b = g + crtc->gamma_size;
2156 for (i = 0; i < 256; i++) {
2157 WREG32(mmDC_LUT_30_COLOR + amdgpu_crtc->crtc_offset,
2158 ((*r++ & 0xffc0) << 14) |
2159 ((*g++ & 0xffc0) << 4) |
2160 (*b++ >> 6));
2161 }
2162
2163 tmp = RREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2164 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, GRPH_DEGAMMA_MODE, 0);
2165 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, OVL_DEGAMMA_MODE, 0);
2166 tmp = REG_SET_FIELD(tmp, DEGAMMA_CONTROL, CURSOR_DEGAMMA_MODE, 0);
2167 WREG32(mmDEGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2168
2169 tmp = RREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset);
2170 tmp = REG_SET_FIELD(tmp, GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, 0);
2171 tmp = REG_SET_FIELD(tmp, GAMUT_REMAP_CONTROL, OVL_GAMUT_REMAP_MODE, 0);
2172 WREG32(mmGAMUT_REMAP_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2173
2174 tmp = RREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset);
2175 tmp = REG_SET_FIELD(tmp, REGAMMA_CONTROL, GRPH_REGAMMA_MODE, 0);
2176 tmp = REG_SET_FIELD(tmp, REGAMMA_CONTROL, OVL_REGAMMA_MODE, 0);
2177 WREG32(mmREGAMMA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2178
2179 tmp = RREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset);
2180 tmp = REG_SET_FIELD(tmp, OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, 0);
2181 tmp = REG_SET_FIELD(tmp, OUTPUT_CSC_CONTROL, OUTPUT_CSC_OVL_MODE, 0);
2182 WREG32(mmOUTPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2183
2184 /* XXX match this to the depth of the crtc fmt block, move to modeset? */
2185 WREG32(mmDENORM_CONTROL + amdgpu_crtc->crtc_offset, 0);
2186 /* XXX this only needs to be programmed once per crtc at startup,
2187 * not sure where the best place for it is
2188 */
2189 tmp = RREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset);
2190 tmp = REG_SET_FIELD(tmp, ALPHA_CONTROL, CURSOR_ALPHA_BLND_ENA, 1);
2191 WREG32(mmALPHA_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2192}
2193
2194static int dce_v10_0_pick_dig_encoder(struct drm_encoder *encoder)
2195{
2196 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
2197 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
2198
2199 switch (amdgpu_encoder->encoder_id) {
2200 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2201 if (dig->linkb)
2202 return 1;
2203 else
2204 return 0;
2205 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2206 if (dig->linkb)
2207 return 3;
2208 else
2209 return 2;
2210 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2211 if (dig->linkb)
2212 return 5;
2213 else
2214 return 4;
2215 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2216 return 6;
2217 default:
2218 DRM_ERROR("invalid encoder_id: 0x%x\n", amdgpu_encoder->encoder_id);
2219 return 0;
2220 }
2221}
2222
2223/**
2224 * dce_v10_0_pick_pll - Allocate a PPLL for use by the crtc.
2225 *
2226 * @crtc: drm crtc
2227 *
2228 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
2229 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
2230 * monitors a dedicated PPLL must be used. If a particular board has
2231 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
2232 * as there is no need to program the PLL itself. If we are not able to
2233 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
2234 * avoid messing up an existing monitor.
2235 *
2236 * Asic specific PLL information
2237 *
2238 * DCE 10.x
2239 * Tonga
2240 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
2241 * CI
2242 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
2243 *
2244 */
2245static u32 dce_v10_0_pick_pll(struct drm_crtc *crtc)
2246{
2247 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2248 struct drm_device *dev = crtc->dev;
2249 struct amdgpu_device *adev = drm_to_adev(dev);
2250 u32 pll_in_use;
2251 int pll;
2252
2253 if (ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder))) {
2254 if (adev->clock.dp_extclk)
2255 /* skip PPLL programming if using ext clock */
2256 return ATOM_PPLL_INVALID;
2257 else {
2258 /* use the same PPLL for all DP monitors */
2259 pll = amdgpu_pll_get_shared_dp_ppll(crtc);
2260 if (pll != ATOM_PPLL_INVALID)
2261 return pll;
2262 }
2263 } else {
2264 /* use the same PPLL for all monitors with the same clock */
2265 pll = amdgpu_pll_get_shared_nondp_ppll(crtc);
2266 if (pll != ATOM_PPLL_INVALID)
2267 return pll;
2268 }
2269
2270 /* DCE10 has PPLL0, PPLL1, and PPLL2 */
2271 pll_in_use = amdgpu_pll_get_use_mask(crtc);
2272 if (!(pll_in_use & (1 << ATOM_PPLL2)))
2273 return ATOM_PPLL2;
2274 if (!(pll_in_use & (1 << ATOM_PPLL1)))
2275 return ATOM_PPLL1;
2276 if (!(pll_in_use & (1 << ATOM_PPLL0)))
2277 return ATOM_PPLL0;
2278 DRM_ERROR("unable to allocate a PPLL\n");
2279 return ATOM_PPLL_INVALID;
2280}
2281
2282static void dce_v10_0_lock_cursor(struct drm_crtc *crtc, bool lock)
2283{
2284 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2285 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2286 uint32_t cur_lock;
2287
2288 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset);
2289 if (lock)
2290 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1);
2291 else
2292 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0);
2293 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock);
2294}
2295
2296static void dce_v10_0_hide_cursor(struct drm_crtc *crtc)
2297{
2298 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2299 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2300 u32 tmp;
2301
2302 tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2303 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 0);
2304 WREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2305}
2306
2307static void dce_v10_0_show_cursor(struct drm_crtc *crtc)
2308{
2309 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2310 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2311 u32 tmp;
2312
2313 WREG32(mmCUR_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset,
2314 upper_32_bits(amdgpu_crtc->cursor_addr));
2315 WREG32(mmCUR_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset,
2316 lower_32_bits(amdgpu_crtc->cursor_addr));
2317
2318 tmp = RREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset);
2319 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_EN, 1);
2320 tmp = REG_SET_FIELD(tmp, CUR_CONTROL, CURSOR_MODE, 2);
2321 WREG32(mmCUR_CONTROL + amdgpu_crtc->crtc_offset, tmp);
2322}
2323
2324static int dce_v10_0_cursor_move_locked(struct drm_crtc *crtc,
2325 int x, int y)
2326{
2327 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2328 struct amdgpu_device *adev = drm_to_adev(crtc->dev);
2329 int xorigin = 0, yorigin = 0;
2330
2331 amdgpu_crtc->cursor_x = x;
2332 amdgpu_crtc->cursor_y = y;
2333
2334 /* avivo cursor are offset into the total surface */
2335 x += crtc->x;
2336 y += crtc->y;
2337 DRM_DEBUG("x %d y %d c->x %d c->y %d\n", x, y, crtc->x, crtc->y);
2338
2339 if (x < 0) {
2340 xorigin = min(-x, amdgpu_crtc->max_cursor_width - 1);
2341 x = 0;
2342 }
2343 if (y < 0) {
2344 yorigin = min(-y, amdgpu_crtc->max_cursor_height - 1);
2345 y = 0;
2346 }
2347
2348 WREG32(mmCUR_POSITION + amdgpu_crtc->crtc_offset, (x << 16) | y);
2349 WREG32(mmCUR_HOT_SPOT + amdgpu_crtc->crtc_offset, (xorigin << 16) | yorigin);
2350 WREG32(mmCUR_SIZE + amdgpu_crtc->crtc_offset,
2351 ((amdgpu_crtc->cursor_width - 1) << 16) | (amdgpu_crtc->cursor_height - 1));
2352
2353 return 0;
2354}
2355
2356static int dce_v10_0_crtc_cursor_move(struct drm_crtc *crtc,
2357 int x, int y)
2358{
2359 int ret;
2360
2361 dce_v10_0_lock_cursor(crtc, true);
2362 ret = dce_v10_0_cursor_move_locked(crtc, x, y);
2363 dce_v10_0_lock_cursor(crtc, false);
2364
2365 return ret;
2366}
2367
2368static int dce_v10_0_crtc_cursor_set2(struct drm_crtc *crtc,
2369 struct drm_file *file_priv,
2370 uint32_t handle,
2371 uint32_t width,
2372 uint32_t height,
2373 int32_t hot_x,
2374 int32_t hot_y)
2375{
2376 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2377 struct drm_gem_object *obj;
2378 struct amdgpu_bo *aobj;
2379 int ret;
2380
2381 if (!handle) {
2382 /* turn off cursor */
2383 dce_v10_0_hide_cursor(crtc);
2384 obj = NULL;
2385 goto unpin;
2386 }
2387
2388 if ((width > amdgpu_crtc->max_cursor_width) ||
2389 (height > amdgpu_crtc->max_cursor_height)) {
2390 DRM_ERROR("bad cursor width or height %d x %d\n", width, height);
2391 return -EINVAL;
2392 }
2393
2394 obj = drm_gem_object_lookup(file_priv, handle);
2395 if (!obj) {
2396 DRM_ERROR("Cannot find cursor object %x for crtc %d\n", handle, amdgpu_crtc->crtc_id);
2397 return -ENOENT;
2398 }
2399
2400 aobj = gem_to_amdgpu_bo(obj);
2401 ret = amdgpu_bo_reserve(aobj, false);
2402 if (ret != 0) {
2403 drm_gem_object_put(obj);
2404 return ret;
2405 }
2406
2407 ret = amdgpu_bo_pin(aobj, AMDGPU_GEM_DOMAIN_VRAM);
2408 amdgpu_bo_unreserve(aobj);
2409 if (ret) {
2410 DRM_ERROR("Failed to pin new cursor BO (%d)\n", ret);
2411 drm_gem_object_put(obj);
2412 return ret;
2413 }
2414 amdgpu_crtc->cursor_addr = amdgpu_bo_gpu_offset(aobj);
2415
2416 dce_v10_0_lock_cursor(crtc, true);
2417
2418 if (width != amdgpu_crtc->cursor_width ||
2419 height != amdgpu_crtc->cursor_height ||
2420 hot_x != amdgpu_crtc->cursor_hot_x ||
2421 hot_y != amdgpu_crtc->cursor_hot_y) {
2422 int x, y;
2423
2424 x = amdgpu_crtc->cursor_x + amdgpu_crtc->cursor_hot_x - hot_x;
2425 y = amdgpu_crtc->cursor_y + amdgpu_crtc->cursor_hot_y - hot_y;
2426
2427 dce_v10_0_cursor_move_locked(crtc, x, y);
2428
2429 amdgpu_crtc->cursor_width = width;
2430 amdgpu_crtc->cursor_height = height;
2431 amdgpu_crtc->cursor_hot_x = hot_x;
2432 amdgpu_crtc->cursor_hot_y = hot_y;
2433 }
2434
2435 dce_v10_0_show_cursor(crtc);
2436 dce_v10_0_lock_cursor(crtc, false);
2437
2438unpin:
2439 if (amdgpu_crtc->cursor_bo) {
2440 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo);
2441 ret = amdgpu_bo_reserve(aobj, true);
2442 if (likely(ret == 0)) {
2443 amdgpu_bo_unpin(aobj);
2444 amdgpu_bo_unreserve(aobj);
2445 }
2446 drm_gem_object_put(amdgpu_crtc->cursor_bo);
2447 }
2448
2449 amdgpu_crtc->cursor_bo = obj;
2450 return 0;
2451}
2452
2453static void dce_v10_0_cursor_reset(struct drm_crtc *crtc)
2454{
2455 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2456
2457 if (amdgpu_crtc->cursor_bo) {
2458 dce_v10_0_lock_cursor(crtc, true);
2459
2460 dce_v10_0_cursor_move_locked(crtc, amdgpu_crtc->cursor_x,
2461 amdgpu_crtc->cursor_y);
2462
2463 dce_v10_0_show_cursor(crtc);
2464
2465 dce_v10_0_lock_cursor(crtc, false);
2466 }
2467}
2468
2469static int dce_v10_0_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
2470 u16 *blue, uint32_t size,
2471 struct drm_modeset_acquire_ctx *ctx)
2472{
2473 dce_v10_0_crtc_load_lut(crtc);
2474
2475 return 0;
2476}
2477
2478static void dce_v10_0_crtc_destroy(struct drm_crtc *crtc)
2479{
2480 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2481
2482 drm_crtc_cleanup(crtc);
2483 kfree(amdgpu_crtc);
2484}
2485
2486static const struct drm_crtc_funcs dce_v10_0_crtc_funcs = {
2487 .cursor_set2 = dce_v10_0_crtc_cursor_set2,
2488 .cursor_move = dce_v10_0_crtc_cursor_move,
2489 .gamma_set = dce_v10_0_crtc_gamma_set,
2490 .set_config = amdgpu_display_crtc_set_config,
2491 .destroy = dce_v10_0_crtc_destroy,
2492 .page_flip_target = amdgpu_display_crtc_page_flip_target,
2493 .get_vblank_counter = amdgpu_get_vblank_counter_kms,
2494 .enable_vblank = amdgpu_enable_vblank_kms,
2495 .disable_vblank = amdgpu_disable_vblank_kms,
2496 .get_vblank_timestamp = drm_crtc_vblank_helper_get_vblank_timestamp,
2497};
2498
2499static void dce_v10_0_crtc_dpms(struct drm_crtc *crtc, int mode)
2500{
2501 struct drm_device *dev = crtc->dev;
2502 struct amdgpu_device *adev = drm_to_adev(dev);
2503 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2504 unsigned type;
2505
2506 switch (mode) {
2507 case DRM_MODE_DPMS_ON:
2508 amdgpu_crtc->enabled = true;
2509 amdgpu_atombios_crtc_enable(crtc, ATOM_ENABLE);
2510 dce_v10_0_vga_enable(crtc, true);
2511 amdgpu_atombios_crtc_blank(crtc, ATOM_DISABLE);
2512 dce_v10_0_vga_enable(crtc, false);
2513 /* Make sure VBLANK and PFLIP interrupts are still enabled */
2514 type = amdgpu_display_crtc_idx_to_irq_type(adev,
2515 amdgpu_crtc->crtc_id);
2516 amdgpu_irq_update(adev, &adev->crtc_irq, type);
2517 amdgpu_irq_update(adev, &adev->pageflip_irq, type);
2518 drm_crtc_vblank_on(crtc);
2519 dce_v10_0_crtc_load_lut(crtc);
2520 break;
2521 case DRM_MODE_DPMS_STANDBY:
2522 case DRM_MODE_DPMS_SUSPEND:
2523 case DRM_MODE_DPMS_OFF:
2524 drm_crtc_vblank_off(crtc);
2525 if (amdgpu_crtc->enabled) {
2526 dce_v10_0_vga_enable(crtc, true);
2527 amdgpu_atombios_crtc_blank(crtc, ATOM_ENABLE);
2528 dce_v10_0_vga_enable(crtc, false);
2529 }
2530 amdgpu_atombios_crtc_enable(crtc, ATOM_DISABLE);
2531 amdgpu_crtc->enabled = false;
2532 break;
2533 }
2534 /* adjust pm to dpms */
2535 amdgpu_pm_compute_clocks(adev);
2536}
2537
2538static void dce_v10_0_crtc_prepare(struct drm_crtc *crtc)
2539{
2540 /* disable crtc pair power gating before programming */
2541 amdgpu_atombios_crtc_powergate(crtc, ATOM_DISABLE);
2542 amdgpu_atombios_crtc_lock(crtc, ATOM_ENABLE);
2543 dce_v10_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2544}
2545
2546static void dce_v10_0_crtc_commit(struct drm_crtc *crtc)
2547{
2548 dce_v10_0_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
2549 amdgpu_atombios_crtc_lock(crtc, ATOM_DISABLE);
2550}
2551
2552static void dce_v10_0_crtc_disable(struct drm_crtc *crtc)
2553{
2554 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2555 struct drm_device *dev = crtc->dev;
2556 struct amdgpu_device *adev = drm_to_adev(dev);
2557 struct amdgpu_atom_ss ss;
2558 int i;
2559
2560 dce_v10_0_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2561 if (crtc->primary->fb) {
2562 int r;
2563 struct amdgpu_bo *abo;
2564
2565 abo = gem_to_amdgpu_bo(crtc->primary->fb->obj[0]);
2566 r = amdgpu_bo_reserve(abo, true);
2567 if (unlikely(r))
2568 DRM_ERROR("failed to reserve abo before unpin\n");
2569 else {
2570 amdgpu_bo_unpin(abo);
2571 amdgpu_bo_unreserve(abo);
2572 }
2573 }
2574 /* disable the GRPH */
2575 dce_v10_0_grph_enable(crtc, false);
2576
2577 amdgpu_atombios_crtc_powergate(crtc, ATOM_ENABLE);
2578
2579 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2580 if (adev->mode_info.crtcs[i] &&
2581 adev->mode_info.crtcs[i]->enabled &&
2582 i != amdgpu_crtc->crtc_id &&
2583 amdgpu_crtc->pll_id == adev->mode_info.crtcs[i]->pll_id) {
2584 /* one other crtc is using this pll don't turn
2585 * off the pll
2586 */
2587 goto done;
2588 }
2589 }
2590
2591 switch (amdgpu_crtc->pll_id) {
2592 case ATOM_PPLL0:
2593 case ATOM_PPLL1:
2594 case ATOM_PPLL2:
2595 /* disable the ppll */
2596 amdgpu_atombios_crtc_program_pll(crtc, amdgpu_crtc->crtc_id, amdgpu_crtc->pll_id,
2597 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2598 break;
2599 default:
2600 break;
2601 }
2602done:
2603 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2604 amdgpu_crtc->adjusted_clock = 0;
2605 amdgpu_crtc->encoder = NULL;
2606 amdgpu_crtc->connector = NULL;
2607}
2608
2609static int dce_v10_0_crtc_mode_set(struct drm_crtc *crtc,
2610 struct drm_display_mode *mode,
2611 struct drm_display_mode *adjusted_mode,
2612 int x, int y, struct drm_framebuffer *old_fb)
2613{
2614 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2615
2616 if (!amdgpu_crtc->adjusted_clock)
2617 return -EINVAL;
2618
2619 amdgpu_atombios_crtc_set_pll(crtc, adjusted_mode);
2620 amdgpu_atombios_crtc_set_dtd_timing(crtc, adjusted_mode);
2621 dce_v10_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2622 amdgpu_atombios_crtc_overscan_setup(crtc, mode, adjusted_mode);
2623 amdgpu_atombios_crtc_scaler_setup(crtc);
2624 dce_v10_0_cursor_reset(crtc);
2625 /* update the hw version fpr dpm */
2626 amdgpu_crtc->hw_mode = *adjusted_mode;
2627
2628 return 0;
2629}
2630
2631static bool dce_v10_0_crtc_mode_fixup(struct drm_crtc *crtc,
2632 const struct drm_display_mode *mode,
2633 struct drm_display_mode *adjusted_mode)
2634{
2635 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
2636 struct drm_device *dev = crtc->dev;
2637 struct drm_encoder *encoder;
2638
2639 /* assign the encoder to the amdgpu crtc to avoid repeated lookups later */
2640 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2641 if (encoder->crtc == crtc) {
2642 amdgpu_crtc->encoder = encoder;
2643 amdgpu_crtc->connector = amdgpu_get_connector_for_encoder(encoder);
2644 break;
2645 }
2646 }
2647 if ((amdgpu_crtc->encoder == NULL) || (amdgpu_crtc->connector == NULL)) {
2648 amdgpu_crtc->encoder = NULL;
2649 amdgpu_crtc->connector = NULL;
2650 return false;
2651 }
2652 if (!amdgpu_display_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
2653 return false;
2654 if (amdgpu_atombios_crtc_prepare_pll(crtc, adjusted_mode))
2655 return false;
2656 /* pick pll */
2657 amdgpu_crtc->pll_id = dce_v10_0_pick_pll(crtc);
2658 /* if we can't get a PPLL for a non-DP encoder, fail */
2659 if ((amdgpu_crtc->pll_id == ATOM_PPLL_INVALID) &&
2660 !ENCODER_MODE_IS_DP(amdgpu_atombios_encoder_get_encoder_mode(amdgpu_crtc->encoder)))
2661 return false;
2662
2663 return true;
2664}
2665
2666static int dce_v10_0_crtc_set_base(struct drm_crtc *crtc, int x, int y,
2667 struct drm_framebuffer *old_fb)
2668{
2669 return dce_v10_0_crtc_do_set_base(crtc, old_fb, x, y, 0);
2670}
2671
2672static int dce_v10_0_crtc_set_base_atomic(struct drm_crtc *crtc,
2673 struct drm_framebuffer *fb,
2674 int x, int y, enum mode_set_atomic state)
2675{
2676 return dce_v10_0_crtc_do_set_base(crtc, fb, x, y, 1);
2677}
2678
2679static const struct drm_crtc_helper_funcs dce_v10_0_crtc_helper_funcs = {
2680 .dpms = dce_v10_0_crtc_dpms,
2681 .mode_fixup = dce_v10_0_crtc_mode_fixup,
2682 .mode_set = dce_v10_0_crtc_mode_set,
2683 .mode_set_base = dce_v10_0_crtc_set_base,
2684 .mode_set_base_atomic = dce_v10_0_crtc_set_base_atomic,
2685 .prepare = dce_v10_0_crtc_prepare,
2686 .commit = dce_v10_0_crtc_commit,
2687 .disable = dce_v10_0_crtc_disable,
2688 .get_scanout_position = amdgpu_crtc_get_scanout_position,
2689};
2690
2691static int dce_v10_0_crtc_init(struct amdgpu_device *adev, int index)
2692{
2693 struct amdgpu_crtc *amdgpu_crtc;
2694
2695 amdgpu_crtc = kzalloc(sizeof(struct amdgpu_crtc) +
2696 (AMDGPUFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
2697 if (amdgpu_crtc == NULL)
2698 return -ENOMEM;
2699
2700 drm_crtc_init(adev_to_drm(adev), &amdgpu_crtc->base, &dce_v10_0_crtc_funcs);
2701
2702 drm_mode_crtc_set_gamma_size(&amdgpu_crtc->base, 256);
2703 amdgpu_crtc->crtc_id = index;
2704 adev->mode_info.crtcs[index] = amdgpu_crtc;
2705
2706 amdgpu_crtc->max_cursor_width = 128;
2707 amdgpu_crtc->max_cursor_height = 128;
2708 adev_to_drm(adev)->mode_config.cursor_width = amdgpu_crtc->max_cursor_width;
2709 adev_to_drm(adev)->mode_config.cursor_height = amdgpu_crtc->max_cursor_height;
2710
2711 switch (amdgpu_crtc->crtc_id) {
2712 case 0:
2713 default:
2714 amdgpu_crtc->crtc_offset = CRTC0_REGISTER_OFFSET;
2715 break;
2716 case 1:
2717 amdgpu_crtc->crtc_offset = CRTC1_REGISTER_OFFSET;
2718 break;
2719 case 2:
2720 amdgpu_crtc->crtc_offset = CRTC2_REGISTER_OFFSET;
2721 break;
2722 case 3:
2723 amdgpu_crtc->crtc_offset = CRTC3_REGISTER_OFFSET;
2724 break;
2725 case 4:
2726 amdgpu_crtc->crtc_offset = CRTC4_REGISTER_OFFSET;
2727 break;
2728 case 5:
2729 amdgpu_crtc->crtc_offset = CRTC5_REGISTER_OFFSET;
2730 break;
2731 }
2732
2733 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID;
2734 amdgpu_crtc->adjusted_clock = 0;
2735 amdgpu_crtc->encoder = NULL;
2736 amdgpu_crtc->connector = NULL;
2737 drm_crtc_helper_add(&amdgpu_crtc->base, &dce_v10_0_crtc_helper_funcs);
2738
2739 return 0;
2740}
2741
2742static int dce_v10_0_early_init(void *handle)
2743{
2744 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2745
2746 adev->audio_endpt_rreg = &dce_v10_0_audio_endpt_rreg;
2747 adev->audio_endpt_wreg = &dce_v10_0_audio_endpt_wreg;
2748
2749 dce_v10_0_set_display_funcs(adev);
2750
2751 adev->mode_info.num_crtc = dce_v10_0_get_num_crtc(adev);
2752
2753 switch (adev->asic_type) {
2754 case CHIP_FIJI:
2755 case CHIP_TONGA:
2756 adev->mode_info.num_hpd = 6;
2757 adev->mode_info.num_dig = 7;
2758 break;
2759 default:
2760 /* FIXME: not supported yet */
2761 return -EINVAL;
2762 }
2763
2764 dce_v10_0_set_irq_funcs(adev);
2765
2766 return 0;
2767}
2768
2769static int dce_v10_0_sw_init(void *handle)
2770{
2771 int r, i;
2772 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2773
2774 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2775 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i + 1, &adev->crtc_irq);
2776 if (r)
2777 return r;
2778 }
2779
2780 for (i = VISLANDS30_IV_SRCID_D1_GRPH_PFLIP; i < 20; i += 2) {
2781 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, i, &adev->pageflip_irq);
2782 if (r)
2783 return r;
2784 }
2785
2786 /* HPD hotplug */
2787 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_HOTPLUG_DETECT_A, &adev->hpd_irq);
2788 if (r)
2789 return r;
2790
2791 adev_to_drm(adev)->mode_config.funcs = &amdgpu_mode_funcs;
2792
2793 adev_to_drm(adev)->mode_config.async_page_flip = true;
2794
2795 adev_to_drm(adev)->mode_config.max_width = 16384;
2796 adev_to_drm(adev)->mode_config.max_height = 16384;
2797
2798 adev_to_drm(adev)->mode_config.preferred_depth = 24;
2799 adev_to_drm(adev)->mode_config.prefer_shadow = 1;
2800
2801 adev_to_drm(adev)->mode_config.fb_base = adev->gmc.aper_base;
2802
2803 r = amdgpu_display_modeset_create_props(adev);
2804 if (r)
2805 return r;
2806
2807 adev_to_drm(adev)->mode_config.max_width = 16384;
2808 adev_to_drm(adev)->mode_config.max_height = 16384;
2809
2810 /* allocate crtcs */
2811 for (i = 0; i < adev->mode_info.num_crtc; i++) {
2812 r = dce_v10_0_crtc_init(adev, i);
2813 if (r)
2814 return r;
2815 }
2816
2817 if (amdgpu_atombios_get_connector_info_from_object_table(adev))
2818 amdgpu_display_print_display_setup(adev_to_drm(adev));
2819 else
2820 return -EINVAL;
2821
2822 /* setup afmt */
2823 r = dce_v10_0_afmt_init(adev);
2824 if (r)
2825 return r;
2826
2827 r = dce_v10_0_audio_init(adev);
2828 if (r)
2829 return r;
2830
2831 drm_kms_helper_poll_init(adev_to_drm(adev));
2832
2833 adev->mode_info.mode_config_initialized = true;
2834 return 0;
2835}
2836
2837static int dce_v10_0_sw_fini(void *handle)
2838{
2839 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2840
2841 kfree(adev->mode_info.bios_hardcoded_edid);
2842
2843 drm_kms_helper_poll_fini(adev_to_drm(adev));
2844
2845 dce_v10_0_audio_fini(adev);
2846
2847 dce_v10_0_afmt_fini(adev);
2848
2849 drm_mode_config_cleanup(adev_to_drm(adev));
2850 adev->mode_info.mode_config_initialized = false;
2851
2852 return 0;
2853}
2854
2855static int dce_v10_0_hw_init(void *handle)
2856{
2857 int i;
2858 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2859
2860 dce_v10_0_init_golden_registers(adev);
2861
2862 /* disable vga render */
2863 dce_v10_0_set_vga_render_state(adev, false);
2864 /* init dig PHYs, disp eng pll */
2865 amdgpu_atombios_encoder_init_dig(adev);
2866 amdgpu_atombios_crtc_set_disp_eng_pll(adev, adev->clock.default_dispclk);
2867
2868 /* initialize hpd */
2869 dce_v10_0_hpd_init(adev);
2870
2871 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
2872 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
2873 }
2874
2875 dce_v10_0_pageflip_interrupt_init(adev);
2876
2877 return 0;
2878}
2879
2880static int dce_v10_0_hw_fini(void *handle)
2881{
2882 int i;
2883 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2884
2885 dce_v10_0_hpd_fini(adev);
2886
2887 for (i = 0; i < adev->mode_info.audio.num_pins; i++) {
2888 dce_v10_0_audio_enable(adev, &adev->mode_info.audio.pin[i], false);
2889 }
2890
2891 dce_v10_0_pageflip_interrupt_fini(adev);
2892
2893 return 0;
2894}
2895
2896static int dce_v10_0_suspend(void *handle)
2897{
2898 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2899 int r;
2900
2901 r = amdgpu_display_suspend_helper(adev);
2902 if (r)
2903 return r;
2904
2905 adev->mode_info.bl_level =
2906 amdgpu_atombios_encoder_get_backlight_level_from_reg(adev);
2907
2908 return dce_v10_0_hw_fini(handle);
2909}
2910
2911static int dce_v10_0_resume(void *handle)
2912{
2913 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2914 int ret;
2915
2916 amdgpu_atombios_encoder_set_backlight_level_to_reg(adev,
2917 adev->mode_info.bl_level);
2918
2919 ret = dce_v10_0_hw_init(handle);
2920
2921 /* turn on the BL */
2922 if (adev->mode_info.bl_encoder) {
2923 u8 bl_level = amdgpu_display_backlight_get_level(adev,
2924 adev->mode_info.bl_encoder);
2925 amdgpu_display_backlight_set_level(adev, adev->mode_info.bl_encoder,
2926 bl_level);
2927 }
2928 if (ret)
2929 return ret;
2930
2931 return amdgpu_display_resume_helper(adev);
2932}
2933
2934static bool dce_v10_0_is_idle(void *handle)
2935{
2936 return true;
2937}
2938
2939static int dce_v10_0_wait_for_idle(void *handle)
2940{
2941 return 0;
2942}
2943
2944static bool dce_v10_0_check_soft_reset(void *handle)
2945{
2946 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2947
2948 return dce_v10_0_is_display_hung(adev);
2949}
2950
2951static int dce_v10_0_soft_reset(void *handle)
2952{
2953 u32 srbm_soft_reset = 0, tmp;
2954 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2955
2956 if (dce_v10_0_is_display_hung(adev))
2957 srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_DC_MASK;
2958
2959 if (srbm_soft_reset) {
2960 tmp = RREG32(mmSRBM_SOFT_RESET);
2961 tmp |= srbm_soft_reset;
2962 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
2963 WREG32(mmSRBM_SOFT_RESET, tmp);
2964 tmp = RREG32(mmSRBM_SOFT_RESET);
2965
2966 udelay(50);
2967
2968 tmp &= ~srbm_soft_reset;
2969 WREG32(mmSRBM_SOFT_RESET, tmp);
2970 tmp = RREG32(mmSRBM_SOFT_RESET);
2971
2972 /* Wait a little for things to settle down */
2973 udelay(50);
2974 }
2975 return 0;
2976}
2977
2978static void dce_v10_0_set_crtc_vblank_interrupt_state(struct amdgpu_device *adev,
2979 int crtc,
2980 enum amdgpu_interrupt_state state)
2981{
2982 u32 lb_interrupt_mask;
2983
2984 if (crtc >= adev->mode_info.num_crtc) {
2985 DRM_DEBUG("invalid crtc %d\n", crtc);
2986 return;
2987 }
2988
2989 switch (state) {
2990 case AMDGPU_IRQ_STATE_DISABLE:
2991 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
2992 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
2993 VBLANK_INTERRUPT_MASK, 0);
2994 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
2995 break;
2996 case AMDGPU_IRQ_STATE_ENABLE:
2997 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
2998 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
2999 VBLANK_INTERRUPT_MASK, 1);
3000 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3001 break;
3002 default:
3003 break;
3004 }
3005}
3006
3007static void dce_v10_0_set_crtc_vline_interrupt_state(struct amdgpu_device *adev,
3008 int crtc,
3009 enum amdgpu_interrupt_state state)
3010{
3011 u32 lb_interrupt_mask;
3012
3013 if (crtc >= adev->mode_info.num_crtc) {
3014 DRM_DEBUG("invalid crtc %d\n", crtc);
3015 return;
3016 }
3017
3018 switch (state) {
3019 case AMDGPU_IRQ_STATE_DISABLE:
3020 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3021 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3022 VLINE_INTERRUPT_MASK, 0);
3023 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3024 break;
3025 case AMDGPU_IRQ_STATE_ENABLE:
3026 lb_interrupt_mask = RREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc]);
3027 lb_interrupt_mask = REG_SET_FIELD(lb_interrupt_mask, LB_INTERRUPT_MASK,
3028 VLINE_INTERRUPT_MASK, 1);
3029 WREG32(mmLB_INTERRUPT_MASK + crtc_offsets[crtc], lb_interrupt_mask);
3030 break;
3031 default:
3032 break;
3033 }
3034}
3035
3036static int dce_v10_0_set_hpd_irq_state(struct amdgpu_device *adev,
3037 struct amdgpu_irq_src *source,
3038 unsigned hpd,
3039 enum amdgpu_interrupt_state state)
3040{
3041 u32 tmp;
3042
3043 if (hpd >= adev->mode_info.num_hpd) {
3044 DRM_DEBUG("invalid hdp %d\n", hpd);
3045 return 0;
3046 }
3047
3048 switch (state) {
3049 case AMDGPU_IRQ_STATE_DISABLE:
3050 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3051 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 0);
3052 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3053 break;
3054 case AMDGPU_IRQ_STATE_ENABLE:
3055 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3056 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_EN, 1);
3057 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3058 break;
3059 default:
3060 break;
3061 }
3062
3063 return 0;
3064}
3065
3066static int dce_v10_0_set_crtc_irq_state(struct amdgpu_device *adev,
3067 struct amdgpu_irq_src *source,
3068 unsigned type,
3069 enum amdgpu_interrupt_state state)
3070{
3071 switch (type) {
3072 case AMDGPU_CRTC_IRQ_VBLANK1:
3073 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 0, state);
3074 break;
3075 case AMDGPU_CRTC_IRQ_VBLANK2:
3076 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 1, state);
3077 break;
3078 case AMDGPU_CRTC_IRQ_VBLANK3:
3079 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 2, state);
3080 break;
3081 case AMDGPU_CRTC_IRQ_VBLANK4:
3082 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 3, state);
3083 break;
3084 case AMDGPU_CRTC_IRQ_VBLANK5:
3085 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 4, state);
3086 break;
3087 case AMDGPU_CRTC_IRQ_VBLANK6:
3088 dce_v10_0_set_crtc_vblank_interrupt_state(adev, 5, state);
3089 break;
3090 case AMDGPU_CRTC_IRQ_VLINE1:
3091 dce_v10_0_set_crtc_vline_interrupt_state(adev, 0, state);
3092 break;
3093 case AMDGPU_CRTC_IRQ_VLINE2:
3094 dce_v10_0_set_crtc_vline_interrupt_state(adev, 1, state);
3095 break;
3096 case AMDGPU_CRTC_IRQ_VLINE3:
3097 dce_v10_0_set_crtc_vline_interrupt_state(adev, 2, state);
3098 break;
3099 case AMDGPU_CRTC_IRQ_VLINE4:
3100 dce_v10_0_set_crtc_vline_interrupt_state(adev, 3, state);
3101 break;
3102 case AMDGPU_CRTC_IRQ_VLINE5:
3103 dce_v10_0_set_crtc_vline_interrupt_state(adev, 4, state);
3104 break;
3105 case AMDGPU_CRTC_IRQ_VLINE6:
3106 dce_v10_0_set_crtc_vline_interrupt_state(adev, 5, state);
3107 break;
3108 default:
3109 break;
3110 }
3111 return 0;
3112}
3113
3114static int dce_v10_0_set_pageflip_irq_state(struct amdgpu_device *adev,
3115 struct amdgpu_irq_src *src,
3116 unsigned type,
3117 enum amdgpu_interrupt_state state)
3118{
3119 u32 reg;
3120
3121 if (type >= adev->mode_info.num_crtc) {
3122 DRM_ERROR("invalid pageflip crtc %d\n", type);
3123 return -EINVAL;
3124 }
3125
3126 reg = RREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type]);
3127 if (state == AMDGPU_IRQ_STATE_DISABLE)
3128 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3129 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3130 else
3131 WREG32(mmGRPH_INTERRUPT_CONTROL + crtc_offsets[type],
3132 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK);
3133
3134 return 0;
3135}
3136
3137static int dce_v10_0_pageflip_irq(struct amdgpu_device *adev,
3138 struct amdgpu_irq_src *source,
3139 struct amdgpu_iv_entry *entry)
3140{
3141 unsigned long flags;
3142 unsigned crtc_id;
3143 struct amdgpu_crtc *amdgpu_crtc;
3144 struct amdgpu_flip_work *works;
3145
3146 crtc_id = (entry->src_id - 8) >> 1;
3147 amdgpu_crtc = adev->mode_info.crtcs[crtc_id];
3148
3149 if (crtc_id >= adev->mode_info.num_crtc) {
3150 DRM_ERROR("invalid pageflip crtc %d\n", crtc_id);
3151 return -EINVAL;
3152 }
3153
3154 if (RREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id]) &
3155 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK)
3156 WREG32(mmGRPH_INTERRUPT_STATUS + crtc_offsets[crtc_id],
3157 GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK);
3158
3159 /* IRQ could occur when in initial stage */
3160 if (amdgpu_crtc == NULL)
3161 return 0;
3162
3163 spin_lock_irqsave(&adev_to_drm(adev)->event_lock, flags);
3164 works = amdgpu_crtc->pflip_works;
3165 if (amdgpu_crtc->pflip_status != AMDGPU_FLIP_SUBMITTED) {
3166 DRM_DEBUG_DRIVER("amdgpu_crtc->pflip_status = %d != "
3167 "AMDGPU_FLIP_SUBMITTED(%d)\n",
3168 amdgpu_crtc->pflip_status,
3169 AMDGPU_FLIP_SUBMITTED);
3170 spin_unlock_irqrestore(&adev_to_drm(adev)->event_lock, flags);
3171 return 0;
3172 }
3173
3174 /* page flip completed. clean up */
3175 amdgpu_crtc->pflip_status = AMDGPU_FLIP_NONE;
3176 amdgpu_crtc->pflip_works = NULL;
3177
3178 /* wakeup usersapce */
3179 if (works->event)
3180 drm_crtc_send_vblank_event(&amdgpu_crtc->base, works->event);
3181
3182 spin_unlock_irqrestore(&adev_to_drm(adev)->event_lock, flags);
3183
3184 drm_crtc_vblank_put(&amdgpu_crtc->base);
3185 schedule_work(&works->unpin_work);
3186
3187 return 0;
3188}
3189
3190static void dce_v10_0_hpd_int_ack(struct amdgpu_device *adev,
3191 int hpd)
3192{
3193 u32 tmp;
3194
3195 if (hpd >= adev->mode_info.num_hpd) {
3196 DRM_DEBUG("invalid hdp %d\n", hpd);
3197 return;
3198 }
3199
3200 tmp = RREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd]);
3201 tmp = REG_SET_FIELD(tmp, DC_HPD_INT_CONTROL, DC_HPD_INT_ACK, 1);
3202 WREG32(mmDC_HPD_INT_CONTROL + hpd_offsets[hpd], tmp);
3203}
3204
3205static void dce_v10_0_crtc_vblank_int_ack(struct amdgpu_device *adev,
3206 int crtc)
3207{
3208 u32 tmp;
3209
3210 if (crtc >= adev->mode_info.num_crtc) {
3211 DRM_DEBUG("invalid crtc %d\n", crtc);
3212 return;
3213 }
3214
3215 tmp = RREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc]);
3216 tmp = REG_SET_FIELD(tmp, LB_VBLANK_STATUS, VBLANK_ACK, 1);
3217 WREG32(mmLB_VBLANK_STATUS + crtc_offsets[crtc], tmp);
3218}
3219
3220static void dce_v10_0_crtc_vline_int_ack(struct amdgpu_device *adev,
3221 int crtc)
3222{
3223 u32 tmp;
3224
3225 if (crtc >= adev->mode_info.num_crtc) {
3226 DRM_DEBUG("invalid crtc %d\n", crtc);
3227 return;
3228 }
3229
3230 tmp = RREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc]);
3231 tmp = REG_SET_FIELD(tmp, LB_VLINE_STATUS, VLINE_ACK, 1);
3232 WREG32(mmLB_VLINE_STATUS + crtc_offsets[crtc], tmp);
3233}
3234
3235static int dce_v10_0_crtc_irq(struct amdgpu_device *adev,
3236 struct amdgpu_irq_src *source,
3237 struct amdgpu_iv_entry *entry)
3238{
3239 unsigned crtc = entry->src_id - 1;
3240 uint32_t disp_int = RREG32(interrupt_status_offsets[crtc].reg);
3241 unsigned int irq_type = amdgpu_display_crtc_idx_to_irq_type(adev, crtc);
3242
3243 switch (entry->src_data[0]) {
3244 case 0: /* vblank */
3245 if (disp_int & interrupt_status_offsets[crtc].vblank)
3246 dce_v10_0_crtc_vblank_int_ack(adev, crtc);
3247 else
3248 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3249
3250 if (amdgpu_irq_enabled(adev, source, irq_type)) {
3251 drm_handle_vblank(adev_to_drm(adev), crtc);
3252 }
3253 DRM_DEBUG("IH: D%d vblank\n", crtc + 1);
3254
3255 break;
3256 case 1: /* vline */
3257 if (disp_int & interrupt_status_offsets[crtc].vline)
3258 dce_v10_0_crtc_vline_int_ack(adev, crtc);
3259 else
3260 DRM_DEBUG("IH: IH event w/o asserted irq bit?\n");
3261
3262 DRM_DEBUG("IH: D%d vline\n", crtc + 1);
3263
3264 break;
3265 default:
3266 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3267 break;
3268 }
3269
3270 return 0;
3271}
3272
3273static int dce_v10_0_hpd_irq(struct amdgpu_device *adev,
3274 struct amdgpu_irq_src *source,
3275 struct amdgpu_iv_entry *entry)
3276{
3277 uint32_t disp_int, mask;
3278 unsigned hpd;
3279
3280 if (entry->src_data[0] >= adev->mode_info.num_hpd) {
3281 DRM_DEBUG("Unhandled interrupt: %d %d\n", entry->src_id, entry->src_data[0]);
3282 return 0;
3283 }
3284
3285 hpd = entry->src_data[0];
3286 disp_int = RREG32(interrupt_status_offsets[hpd].reg);
3287 mask = interrupt_status_offsets[hpd].hpd;
3288
3289 if (disp_int & mask) {
3290 dce_v10_0_hpd_int_ack(adev, hpd);
3291 schedule_work(&adev->hotplug_work);
3292 DRM_DEBUG("IH: HPD%d\n", hpd + 1);
3293 }
3294
3295 return 0;
3296}
3297
3298static int dce_v10_0_set_clockgating_state(void *handle,
3299 enum amd_clockgating_state state)
3300{
3301 return 0;
3302}
3303
3304static int dce_v10_0_set_powergating_state(void *handle,
3305 enum amd_powergating_state state)
3306{
3307 return 0;
3308}
3309
3310static const struct amd_ip_funcs dce_v10_0_ip_funcs = {
3311 .name = "dce_v10_0",
3312 .early_init = dce_v10_0_early_init,
3313 .late_init = NULL,
3314 .sw_init = dce_v10_0_sw_init,
3315 .sw_fini = dce_v10_0_sw_fini,
3316 .hw_init = dce_v10_0_hw_init,
3317 .hw_fini = dce_v10_0_hw_fini,
3318 .suspend = dce_v10_0_suspend,
3319 .resume = dce_v10_0_resume,
3320 .is_idle = dce_v10_0_is_idle,
3321 .wait_for_idle = dce_v10_0_wait_for_idle,
3322 .check_soft_reset = dce_v10_0_check_soft_reset,
3323 .soft_reset = dce_v10_0_soft_reset,
3324 .set_clockgating_state = dce_v10_0_set_clockgating_state,
3325 .set_powergating_state = dce_v10_0_set_powergating_state,
3326};
3327
3328static void
3329dce_v10_0_encoder_mode_set(struct drm_encoder *encoder,
3330 struct drm_display_mode *mode,
3331 struct drm_display_mode *adjusted_mode)
3332{
3333 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3334
3335 amdgpu_encoder->pixel_clock = adjusted_mode->clock;
3336
3337 /* need to call this here rather than in prepare() since we need some crtc info */
3338 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3339
3340 /* set scaler clears this on some chips */
3341 dce_v10_0_set_interleave(encoder->crtc, mode);
3342
3343 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) {
3344 dce_v10_0_afmt_enable(encoder, true);
3345 dce_v10_0_afmt_setmode(encoder, adjusted_mode);
3346 }
3347}
3348
3349static void dce_v10_0_encoder_prepare(struct drm_encoder *encoder)
3350{
3351 struct amdgpu_device *adev = drm_to_adev(encoder->dev);
3352 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3353 struct drm_connector *connector = amdgpu_get_connector_for_encoder(encoder);
3354
3355 if ((amdgpu_encoder->active_device &
3356 (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
3357 (amdgpu_encoder_get_dp_bridge_encoder_id(encoder) !=
3358 ENCODER_OBJECT_ID_NONE)) {
3359 struct amdgpu_encoder_atom_dig *dig = amdgpu_encoder->enc_priv;
3360 if (dig) {
3361 dig->dig_encoder = dce_v10_0_pick_dig_encoder(encoder);
3362 if (amdgpu_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT)
3363 dig->afmt = adev->mode_info.afmt[dig->dig_encoder];
3364 }
3365 }
3366
3367 amdgpu_atombios_scratch_regs_lock(adev, true);
3368
3369 if (connector) {
3370 struct amdgpu_connector *amdgpu_connector = to_amdgpu_connector(connector);
3371
3372 /* select the clock/data port if it uses a router */
3373 if (amdgpu_connector->router.cd_valid)
3374 amdgpu_i2c_router_select_cd_port(amdgpu_connector);
3375
3376 /* turn eDP panel on for mode set */
3377 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
3378 amdgpu_atombios_encoder_set_edp_panel_power(connector,
3379 ATOM_TRANSMITTER_ACTION_POWER_ON);
3380 }
3381
3382 /* this is needed for the pll/ss setup to work correctly in some cases */
3383 amdgpu_atombios_encoder_set_crtc_source(encoder);
3384 /* set up the FMT blocks */
3385 dce_v10_0_program_fmt(encoder);
3386}
3387
3388static void dce_v10_0_encoder_commit(struct drm_encoder *encoder)
3389{
3390 struct drm_device *dev = encoder->dev;
3391 struct amdgpu_device *adev = drm_to_adev(dev);
3392
3393 /* need to call this here as we need the crtc set up */
3394 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_ON);
3395 amdgpu_atombios_scratch_regs_lock(adev, false);
3396}
3397
3398static void dce_v10_0_encoder_disable(struct drm_encoder *encoder)
3399{
3400 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3401 struct amdgpu_encoder_atom_dig *dig;
3402
3403 amdgpu_atombios_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
3404
3405 if (amdgpu_atombios_encoder_is_digital(encoder)) {
3406 if (amdgpu_atombios_encoder_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)
3407 dce_v10_0_afmt_enable(encoder, false);
3408 dig = amdgpu_encoder->enc_priv;
3409 dig->dig_encoder = -1;
3410 }
3411 amdgpu_encoder->active_device = 0;
3412}
3413
3414/* these are handled by the primary encoders */
3415static void dce_v10_0_ext_prepare(struct drm_encoder *encoder)
3416{
3417
3418}
3419
3420static void dce_v10_0_ext_commit(struct drm_encoder *encoder)
3421{
3422
3423}
3424
3425static void
3426dce_v10_0_ext_mode_set(struct drm_encoder *encoder,
3427 struct drm_display_mode *mode,
3428 struct drm_display_mode *adjusted_mode)
3429{
3430
3431}
3432
3433static void dce_v10_0_ext_disable(struct drm_encoder *encoder)
3434{
3435
3436}
3437
3438static void
3439dce_v10_0_ext_dpms(struct drm_encoder *encoder, int mode)
3440{
3441
3442}
3443
3444static const struct drm_encoder_helper_funcs dce_v10_0_ext_helper_funcs = {
3445 .dpms = dce_v10_0_ext_dpms,
3446 .prepare = dce_v10_0_ext_prepare,
3447 .mode_set = dce_v10_0_ext_mode_set,
3448 .commit = dce_v10_0_ext_commit,
3449 .disable = dce_v10_0_ext_disable,
3450 /* no detect for TMDS/LVDS yet */
3451};
3452
3453static const struct drm_encoder_helper_funcs dce_v10_0_dig_helper_funcs = {
3454 .dpms = amdgpu_atombios_encoder_dpms,
3455 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3456 .prepare = dce_v10_0_encoder_prepare,
3457 .mode_set = dce_v10_0_encoder_mode_set,
3458 .commit = dce_v10_0_encoder_commit,
3459 .disable = dce_v10_0_encoder_disable,
3460 .detect = amdgpu_atombios_encoder_dig_detect,
3461};
3462
3463static const struct drm_encoder_helper_funcs dce_v10_0_dac_helper_funcs = {
3464 .dpms = amdgpu_atombios_encoder_dpms,
3465 .mode_fixup = amdgpu_atombios_encoder_mode_fixup,
3466 .prepare = dce_v10_0_encoder_prepare,
3467 .mode_set = dce_v10_0_encoder_mode_set,
3468 .commit = dce_v10_0_encoder_commit,
3469 .detect = amdgpu_atombios_encoder_dac_detect,
3470};
3471
3472static void dce_v10_0_encoder_destroy(struct drm_encoder *encoder)
3473{
3474 struct amdgpu_encoder *amdgpu_encoder = to_amdgpu_encoder(encoder);
3475 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3476 amdgpu_atombios_encoder_fini_backlight(amdgpu_encoder);
3477 kfree(amdgpu_encoder->enc_priv);
3478 drm_encoder_cleanup(encoder);
3479 kfree(amdgpu_encoder);
3480}
3481
3482static const struct drm_encoder_funcs dce_v10_0_encoder_funcs = {
3483 .destroy = dce_v10_0_encoder_destroy,
3484};
3485
3486static void dce_v10_0_encoder_add(struct amdgpu_device *adev,
3487 uint32_t encoder_enum,
3488 uint32_t supported_device,
3489 u16 caps)
3490{
3491 struct drm_device *dev = adev_to_drm(adev);
3492 struct drm_encoder *encoder;
3493 struct amdgpu_encoder *amdgpu_encoder;
3494
3495 /* see if we already added it */
3496 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
3497 amdgpu_encoder = to_amdgpu_encoder(encoder);
3498 if (amdgpu_encoder->encoder_enum == encoder_enum) {
3499 amdgpu_encoder->devices |= supported_device;
3500 return;
3501 }
3502
3503 }
3504
3505 /* add a new one */
3506 amdgpu_encoder = kzalloc(sizeof(struct amdgpu_encoder), GFP_KERNEL);
3507 if (!amdgpu_encoder)
3508 return;
3509
3510 encoder = &amdgpu_encoder->base;
3511 switch (adev->mode_info.num_crtc) {
3512 case 1:
3513 encoder->possible_crtcs = 0x1;
3514 break;
3515 case 2:
3516 default:
3517 encoder->possible_crtcs = 0x3;
3518 break;
3519 case 4:
3520 encoder->possible_crtcs = 0xf;
3521 break;
3522 case 6:
3523 encoder->possible_crtcs = 0x3f;
3524 break;
3525 }
3526
3527 amdgpu_encoder->enc_priv = NULL;
3528
3529 amdgpu_encoder->encoder_enum = encoder_enum;
3530 amdgpu_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
3531 amdgpu_encoder->devices = supported_device;
3532 amdgpu_encoder->rmx_type = RMX_OFF;
3533 amdgpu_encoder->underscan_type = UNDERSCAN_OFF;
3534 amdgpu_encoder->is_ext_encoder = false;
3535 amdgpu_encoder->caps = caps;
3536
3537 switch (amdgpu_encoder->encoder_id) {
3538 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
3539 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
3540 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3541 DRM_MODE_ENCODER_DAC, NULL);
3542 drm_encoder_helper_add(encoder, &dce_v10_0_dac_helper_funcs);
3543 break;
3544 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
3545 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
3546 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
3547 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
3548 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3549 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
3550 amdgpu_encoder->rmx_type = RMX_FULL;
3551 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3552 DRM_MODE_ENCODER_LVDS, NULL);
3553 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_lcd_info(amdgpu_encoder);
3554 } else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
3555 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3556 DRM_MODE_ENCODER_DAC, NULL);
3557 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3558 } else {
3559 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3560 DRM_MODE_ENCODER_TMDS, NULL);
3561 amdgpu_encoder->enc_priv = amdgpu_atombios_encoder_get_dig_info(amdgpu_encoder);
3562 }
3563 drm_encoder_helper_add(encoder, &dce_v10_0_dig_helper_funcs);
3564 break;
3565 case ENCODER_OBJECT_ID_SI170B:
3566 case ENCODER_OBJECT_ID_CH7303:
3567 case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:
3568 case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:
3569 case ENCODER_OBJECT_ID_TITFP513:
3570 case ENCODER_OBJECT_ID_VT1623:
3571 case ENCODER_OBJECT_ID_HDMI_SI1930:
3572 case ENCODER_OBJECT_ID_TRAVIS:
3573 case ENCODER_OBJECT_ID_NUTMEG:
3574 /* these are handled by the primary encoders */
3575 amdgpu_encoder->is_ext_encoder = true;
3576 if (amdgpu_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
3577 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3578 DRM_MODE_ENCODER_LVDS, NULL);
3579 else if (amdgpu_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT))
3580 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3581 DRM_MODE_ENCODER_DAC, NULL);
3582 else
3583 drm_encoder_init(dev, encoder, &dce_v10_0_encoder_funcs,
3584 DRM_MODE_ENCODER_TMDS, NULL);
3585 drm_encoder_helper_add(encoder, &dce_v10_0_ext_helper_funcs);
3586 break;
3587 }
3588}
3589
3590static const struct amdgpu_display_funcs dce_v10_0_display_funcs = {
3591 .bandwidth_update = &dce_v10_0_bandwidth_update,
3592 .vblank_get_counter = &dce_v10_0_vblank_get_counter,
3593 .backlight_set_level = &amdgpu_atombios_encoder_set_backlight_level,
3594 .backlight_get_level = &amdgpu_atombios_encoder_get_backlight_level,
3595 .hpd_sense = &dce_v10_0_hpd_sense,
3596 .hpd_set_polarity = &dce_v10_0_hpd_set_polarity,
3597 .hpd_get_gpio_reg = &dce_v10_0_hpd_get_gpio_reg,
3598 .page_flip = &dce_v10_0_page_flip,
3599 .page_flip_get_scanoutpos = &dce_v10_0_crtc_get_scanoutpos,
3600 .add_encoder = &dce_v10_0_encoder_add,
3601 .add_connector = &amdgpu_connector_add,
3602};
3603
3604static void dce_v10_0_set_display_funcs(struct amdgpu_device *adev)
3605{
3606 adev->mode_info.funcs = &dce_v10_0_display_funcs;
3607}
3608
3609static const struct amdgpu_irq_src_funcs dce_v10_0_crtc_irq_funcs = {
3610 .set = dce_v10_0_set_crtc_irq_state,
3611 .process = dce_v10_0_crtc_irq,
3612};
3613
3614static const struct amdgpu_irq_src_funcs dce_v10_0_pageflip_irq_funcs = {
3615 .set = dce_v10_0_set_pageflip_irq_state,
3616 .process = dce_v10_0_pageflip_irq,
3617};
3618
3619static const struct amdgpu_irq_src_funcs dce_v10_0_hpd_irq_funcs = {
3620 .set = dce_v10_0_set_hpd_irq_state,
3621 .process = dce_v10_0_hpd_irq,
3622};
3623
3624static void dce_v10_0_set_irq_funcs(struct amdgpu_device *adev)
3625{
3626 if (adev->mode_info.num_crtc > 0)
3627 adev->crtc_irq.num_types = AMDGPU_CRTC_IRQ_VLINE1 + adev->mode_info.num_crtc;
3628 else
3629 adev->crtc_irq.num_types = 0;
3630 adev->crtc_irq.funcs = &dce_v10_0_crtc_irq_funcs;
3631
3632 adev->pageflip_irq.num_types = adev->mode_info.num_crtc;
3633 adev->pageflip_irq.funcs = &dce_v10_0_pageflip_irq_funcs;
3634
3635 adev->hpd_irq.num_types = adev->mode_info.num_hpd;
3636 adev->hpd_irq.funcs = &dce_v10_0_hpd_irq_funcs;
3637}
3638
3639const struct amdgpu_ip_block_version dce_v10_0_ip_block =
3640{
3641 .type = AMD_IP_BLOCK_TYPE_DCE,
3642 .major = 10,
3643 .minor = 0,
3644 .rev = 0,
3645 .funcs = &dce_v10_0_ip_funcs,
3646};
3647
3648const struct amdgpu_ip_block_version dce_v10_1_ip_block =
3649{
3650 .type = AMD_IP_BLOCK_TYPE_DCE,
3651 .major = 10,
3652 .minor = 1,
3653 .rev = 0,
3654 .funcs = &dce_v10_0_ip_funcs,
3655};