Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Copyright (c) 2012 Guenter Roeck <linux@roeck-us.net>
4 *
5 * based on max1668.c
6 * Copyright (c) 2011 David George <david.george@ska.ac.za>
7 */
8
9#include <linux/bitfield.h>
10#include <linux/bits.h>
11#include <linux/err.h>
12#include <linux/hwmon.h>
13#include <linux/i2c.h>
14#include <linux/init.h>
15#include <linux/module.h>
16#include <linux/mutex.h>
17#include <linux/of.h>
18#include <linux/regmap.h>
19#include <linux/slab.h>
20
21enum chips { max6581, max6602, max6622, max6636, max6689, max6693, max6694,
22 max6697, max6698, max6699 };
23
24/* Report local sensor as temp1 */
25
26static const u8 MAX6697_REG_TEMP[] = {
27 0x07, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x08 };
28static const u8 MAX6697_REG_TEMP_EXT[] = {
29 0x57, 0x09, 0x52, 0x53, 0x54, 0x55, 0x56, 0 };
30static const u8 MAX6697_REG_MAX[] = {
31 0x17, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x18 };
32static const u8 MAX6697_REG_CRIT[] = {
33 0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27 };
34
35#define MAX6697_REG_MIN 0x30
36/*
37 * Map device tree / internal register bit map to chip bit map.
38 * Applies to alert register and over-temperature register.
39 */
40
41#define MAX6697_EXTERNAL_MASK_DT GENMASK(7, 1)
42#define MAX6697_LOCAL_MASK_DT BIT(0)
43#define MAX6697_EXTERNAL_MASK_CHIP GENMASK(6, 0)
44#define MAX6697_LOCAL_MASK_CHIP BIT(7)
45
46/* alert - local channel is in bit 6 */
47#define MAX6697_ALERT_MAP_BITS(reg) ((((reg) & 0x7e) >> 1) | \
48 (((reg) & 0x01) << 6) | ((reg) & 0x80))
49
50/* over-temperature - local channel is in bit 7 */
51#define MAX6697_OVERT_MAP_BITS(reg) \
52 (FIELD_PREP(MAX6697_EXTERNAL_MASK_CHIP, FIELD_GET(MAX6697_EXTERNAL_MASK_DT, reg)) | \
53 FIELD_PREP(MAX6697_LOCAL_MASK_CHIP, FIELD_GET(MAX6697_LOCAL_MASK_DT, reg)))
54
55#define MAX6697_REG_STAT_ALARM 0x44
56#define MAX6697_REG_STAT_CRIT 0x45
57#define MAX6697_REG_STAT_FAULT 0x46
58#define MAX6697_REG_STAT_MIN_ALARM 0x47
59
60#define MAX6697_REG_CONFIG 0x41
61#define MAX6581_CONF_EXTENDED BIT(1)
62#define MAX6693_CONF_BETA BIT(2)
63#define MAX6697_CONF_RESISTANCE BIT(3)
64#define MAX6697_CONF_TIMEOUT BIT(5)
65#define MAX6697_REG_ALERT_MASK 0x42
66#define MAX6697_REG_OVERT_MASK 0x43
67
68#define MAX6581_REG_RESISTANCE 0x4a
69#define MAX6581_REG_IDEALITY 0x4b
70#define MAX6581_REG_IDEALITY_SELECT 0x4c
71#define MAX6581_REG_OFFSET 0x4d
72#define MAX6581_REG_OFFSET_SELECT 0x4e
73#define MAX6581_OFFSET_MIN -31750
74#define MAX6581_OFFSET_MAX 31750
75
76#define MAX6697_CONV_TIME 156 /* ms per channel, worst case */
77
78struct max6697_chip_data {
79 int channels;
80 u32 have_ext;
81 u32 have_crit;
82 u32 have_fault;
83 u8 valid_conf;
84};
85
86struct max6697_data {
87 struct regmap *regmap;
88
89 enum chips type;
90 const struct max6697_chip_data *chip;
91
92 int temp_offset; /* in degrees C */
93
94 struct mutex update_lock;
95
96#define MAX6697_TEMP_INPUT 0
97#define MAX6697_TEMP_EXT 1
98#define MAX6697_TEMP_MAX 2
99#define MAX6697_TEMP_CRIT 3
100 u32 alarms;
101};
102
103static const struct max6697_chip_data max6697_chip_data[] = {
104 [max6581] = {
105 .channels = 8,
106 .have_crit = 0xff,
107 .have_ext = 0x7f,
108 .have_fault = 0xfe,
109 .valid_conf = MAX6581_CONF_EXTENDED | MAX6697_CONF_TIMEOUT,
110 },
111 [max6602] = {
112 .channels = 5,
113 .have_crit = 0x12,
114 .have_ext = 0x02,
115 .have_fault = 0x1e,
116 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
117 },
118 [max6622] = {
119 .channels = 5,
120 .have_crit = 0x12,
121 .have_ext = 0x02,
122 .have_fault = 0x1e,
123 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
124 },
125 [max6636] = {
126 .channels = 7,
127 .have_crit = 0x72,
128 .have_ext = 0x02,
129 .have_fault = 0x7e,
130 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
131 },
132 [max6689] = {
133 .channels = 7,
134 .have_crit = 0x72,
135 .have_ext = 0x02,
136 .have_fault = 0x7e,
137 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
138 },
139 [max6693] = {
140 .channels = 7,
141 .have_crit = 0x72,
142 .have_ext = 0x02,
143 .have_fault = 0x7e,
144 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6693_CONF_BETA |
145 MAX6697_CONF_TIMEOUT,
146 },
147 [max6694] = {
148 .channels = 5,
149 .have_crit = 0x12,
150 .have_ext = 0x02,
151 .have_fault = 0x1e,
152 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6693_CONF_BETA |
153 MAX6697_CONF_TIMEOUT,
154 },
155 [max6697] = {
156 .channels = 7,
157 .have_crit = 0x72,
158 .have_ext = 0x02,
159 .have_fault = 0x7e,
160 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
161 },
162 [max6698] = {
163 .channels = 7,
164 .have_crit = 0x72,
165 .have_ext = 0x02,
166 .have_fault = 0x0e,
167 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
168 },
169 [max6699] = {
170 .channels = 5,
171 .have_crit = 0x12,
172 .have_ext = 0x02,
173 .have_fault = 0x1e,
174 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
175 },
176};
177
178static int max6697_alarm_channel_map(int channel)
179{
180 switch (channel) {
181 case 0:
182 return 6;
183 case 7:
184 return 7;
185 default:
186 return channel - 1;
187 }
188}
189
190static int max6697_read(struct device *dev, enum hwmon_sensor_types type,
191 u32 attr, int channel, long *val)
192{
193 unsigned int offset_regs[2] = { MAX6581_REG_OFFSET_SELECT, MAX6581_REG_OFFSET };
194 unsigned int temp_regs[2] = { MAX6697_REG_TEMP[channel],
195 MAX6697_REG_TEMP_EXT[channel] };
196 struct max6697_data *data = dev_get_drvdata(dev);
197 struct regmap *regmap = data->regmap;
198 u8 regdata[2] = { };
199 u32 regval;
200 int ret;
201
202 switch (attr) {
203 case hwmon_temp_input:
204 ret = regmap_multi_reg_read(regmap, temp_regs, regdata,
205 data->chip->have_ext & BIT(channel) ? 2 : 1);
206 if (ret)
207 return ret;
208 *val = (((regdata[0] - data->temp_offset) << 3) | (regdata[1] >> 5)) * 125;
209 break;
210 case hwmon_temp_max:
211 ret = regmap_read(regmap, MAX6697_REG_MAX[channel], ®val);
212 if (ret)
213 return ret;
214 *val = ((int)regval - data->temp_offset) * 1000;
215 break;
216 case hwmon_temp_crit:
217 ret = regmap_read(regmap, MAX6697_REG_CRIT[channel], ®val);
218 if (ret)
219 return ret;
220 *val = ((int)regval - data->temp_offset) * 1000;
221 break;
222 case hwmon_temp_min:
223 ret = regmap_read(regmap, MAX6697_REG_MIN, ®val);
224 if (ret)
225 return ret;
226 *val = ((int)regval - data->temp_offset) * 1000;
227 break;
228 case hwmon_temp_offset:
229 ret = regmap_multi_reg_read(regmap, offset_regs, regdata, 2);
230 if (ret)
231 return ret;
232
233 if (!(regdata[0] & BIT(channel - 1)))
234 regdata[1] = 0;
235
236 *val = sign_extend32(regdata[1], 7) * 250;
237 break;
238 case hwmon_temp_fault:
239 ret = regmap_read(regmap, MAX6697_REG_STAT_FAULT, ®val);
240 if (ret)
241 return ret;
242 if (data->type == max6581)
243 *val = !!(regval & BIT(channel - 1));
244 else
245 *val = !!(regval & BIT(channel));
246 break;
247 case hwmon_temp_crit_alarm:
248 ret = regmap_read(regmap, MAX6697_REG_STAT_CRIT, ®val);
249 if (ret)
250 return ret;
251 /*
252 * In the MAX6581 datasheet revision 0 to 3, the local channel
253 * overtemperature status is reported in bit 6 of register 0x45,
254 * and the overtemperature status for remote channel 7 is
255 * reported in bit 7. In Revision 4 and later, the local channel
256 * overtemperature status is reported in bit 7, and the remote
257 * channel 7 overtemperature status is reported in bit 6. A real
258 * chip was found to match the functionality documented in
259 * Revision 4 and later.
260 */
261 *val = !!(regval & BIT(channel ? channel - 1 : 7));
262 break;
263 case hwmon_temp_max_alarm:
264 ret = regmap_read(regmap, MAX6697_REG_STAT_ALARM, ®val);
265 if (ret)
266 return ret;
267 *val = !!(regval & BIT(max6697_alarm_channel_map(channel)));
268 break;
269 case hwmon_temp_min_alarm:
270 ret = regmap_read(regmap, MAX6697_REG_STAT_MIN_ALARM, ®val);
271 if (ret)
272 return ret;
273 *val = !!(regval & BIT(max6697_alarm_channel_map(channel)));
274 break;
275 default:
276 return -EOPNOTSUPP;
277 }
278 return 0;
279}
280
281static int max6697_write(struct device *dev, enum hwmon_sensor_types type,
282 u32 attr, int channel, long val)
283{
284 struct max6697_data *data = dev_get_drvdata(dev);
285 struct regmap *regmap = data->regmap;
286 int ret;
287
288 switch (attr) {
289 case hwmon_temp_max:
290 val = clamp_val(val, -1000000, 1000000); /* prevent underflow */
291 val = DIV_ROUND_CLOSEST(val, 1000) + data->temp_offset;
292 val = clamp_val(val, 0, data->type == max6581 ? 255 : 127);
293 return regmap_write(regmap, MAX6697_REG_MAX[channel], val);
294 case hwmon_temp_crit:
295 val = clamp_val(val, -1000000, 1000000); /* prevent underflow */
296 val = DIV_ROUND_CLOSEST(val, 1000) + data->temp_offset;
297 val = clamp_val(val, 0, data->type == max6581 ? 255 : 127);
298 return regmap_write(regmap, MAX6697_REG_CRIT[channel], val);
299 case hwmon_temp_min:
300 val = clamp_val(val, -1000000, 1000000); /* prevent underflow */
301 val = DIV_ROUND_CLOSEST(val, 1000) + data->temp_offset;
302 val = clamp_val(val, 0, 255);
303 return regmap_write(regmap, MAX6697_REG_MIN, val);
304 case hwmon_temp_offset:
305 mutex_lock(&data->update_lock);
306 val = clamp_val(val, MAX6581_OFFSET_MIN, MAX6581_OFFSET_MAX);
307 val = DIV_ROUND_CLOSEST(val, 250);
308 if (!val) { /* disable this (and only this) channel */
309 ret = regmap_clear_bits(regmap, MAX6581_REG_OFFSET_SELECT,
310 BIT(channel - 1));
311 } else {
312 /* enable channel and update offset */
313 ret = regmap_set_bits(regmap, MAX6581_REG_OFFSET_SELECT,
314 BIT(channel - 1));
315 if (ret)
316 goto unlock;
317 ret = regmap_write(regmap, MAX6581_REG_OFFSET, val);
318 }
319unlock:
320 mutex_unlock(&data->update_lock);
321 return ret;
322 default:
323 return -EOPNOTSUPP;
324 }
325}
326
327static umode_t max6697_is_visible(const void *_data, enum hwmon_sensor_types type,
328 u32 attr, int channel)
329{
330 const struct max6697_data *data = _data;
331 const struct max6697_chip_data *chip = data->chip;
332
333 if (channel >= chip->channels)
334 return 0;
335
336 switch (attr) {
337 case hwmon_temp_max:
338 return 0644;
339 case hwmon_temp_input:
340 case hwmon_temp_max_alarm:
341 return 0444;
342 case hwmon_temp_min:
343 if (data->type == max6581)
344 return channel ? 0444 : 0644;
345 break;
346 case hwmon_temp_min_alarm:
347 if (data->type == max6581)
348 return 0444;
349 break;
350 case hwmon_temp_crit:
351 if (chip->have_crit & BIT(channel))
352 return 0644;
353 break;
354 case hwmon_temp_crit_alarm:
355 if (chip->have_crit & BIT(channel))
356 return 0444;
357 break;
358 case hwmon_temp_fault:
359 if (chip->have_fault & BIT(channel))
360 return 0444;
361 break;
362 case hwmon_temp_offset:
363 if (data->type == max6581 && channel)
364 return 0644;
365 break;
366 default:
367 break;
368 }
369 return 0;
370}
371
372/* Return 0 if detection is successful, -ENODEV otherwise */
373static const struct hwmon_channel_info * const max6697_info[] = {
374 HWMON_CHANNEL_INFO(temp,
375 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
376 HWMON_T_MIN | HWMON_T_MIN_ALARM |
377 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM,
378 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
379 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM |
380 HWMON_T_MIN | HWMON_T_MIN_ALARM |
381 HWMON_T_FAULT | HWMON_T_OFFSET,
382 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
383 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM |
384 HWMON_T_MIN | HWMON_T_MIN_ALARM |
385 HWMON_T_FAULT | HWMON_T_OFFSET,
386 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
387 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM |
388 HWMON_T_MIN | HWMON_T_MIN_ALARM |
389 HWMON_T_FAULT | HWMON_T_OFFSET,
390 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
391 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM |
392 HWMON_T_MIN | HWMON_T_MIN_ALARM |
393 HWMON_T_FAULT | HWMON_T_OFFSET,
394 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
395 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM |
396 HWMON_T_MIN | HWMON_T_MIN_ALARM |
397 HWMON_T_FAULT | HWMON_T_OFFSET,
398 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
399 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM |
400 HWMON_T_MIN | HWMON_T_MIN_ALARM |
401 HWMON_T_FAULT | HWMON_T_OFFSET,
402 HWMON_T_INPUT | HWMON_T_MAX | HWMON_T_CRIT |
403 HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM |
404 HWMON_T_MIN | HWMON_T_MIN_ALARM |
405 HWMON_T_FAULT | HWMON_T_OFFSET),
406 NULL
407};
408
409static const struct hwmon_ops max6697_hwmon_ops = {
410 .is_visible = max6697_is_visible,
411 .read = max6697_read,
412 .write = max6697_write,
413};
414
415static const struct hwmon_chip_info max6697_chip_info = {
416 .ops = &max6697_hwmon_ops,
417 .info = max6697_info,
418};
419
420static int max6697_config_of(struct device_node *node, struct max6697_data *data)
421{
422 const struct max6697_chip_data *chip = data->chip;
423 struct regmap *regmap = data->regmap;
424 int ret, confreg;
425 u32 vals[2];
426
427 confreg = 0;
428 if (of_property_read_bool(node, "smbus-timeout-disable") &&
429 (chip->valid_conf & MAX6697_CONF_TIMEOUT)) {
430 confreg |= MAX6697_CONF_TIMEOUT;
431 }
432 if (of_property_read_bool(node, "extended-range-enable") &&
433 (chip->valid_conf & MAX6581_CONF_EXTENDED)) {
434 confreg |= MAX6581_CONF_EXTENDED;
435 data->temp_offset = 64;
436 }
437 if (of_property_read_bool(node, "beta-compensation-enable") &&
438 (chip->valid_conf & MAX6693_CONF_BETA)) {
439 confreg |= MAX6693_CONF_BETA;
440 }
441
442 if (of_property_read_u32(node, "alert-mask", vals))
443 vals[0] = 0;
444 ret = regmap_write(regmap, MAX6697_REG_ALERT_MASK,
445 MAX6697_ALERT_MAP_BITS(vals[0]));
446 if (ret)
447 return ret;
448
449 if (of_property_read_u32(node, "over-temperature-mask", vals))
450 vals[0] = 0;
451 ret = regmap_write(regmap, MAX6697_REG_OVERT_MASK,
452 MAX6697_OVERT_MAP_BITS(vals[0]));
453 if (ret)
454 return ret;
455
456 if (data->type != max6581) {
457 if (of_property_read_bool(node, "resistance-cancellation") &&
458 chip->valid_conf & MAX6697_CONF_RESISTANCE) {
459 confreg |= MAX6697_CONF_RESISTANCE;
460 }
461 } else {
462 if (of_property_read_u32(node, "resistance-cancellation", &vals[0])) {
463 if (of_property_read_bool(node, "resistance-cancellation"))
464 vals[0] = 0xfe;
465 else
466 vals[0] = 0;
467 }
468
469 vals[0] &= 0xfe;
470 ret = regmap_write(regmap, MAX6581_REG_RESISTANCE, vals[0] >> 1);
471 if (ret < 0)
472 return ret;
473
474 if (of_property_read_u32_array(node, "transistor-ideality", vals, 2)) {
475 vals[0] = 0;
476 vals[1] = 0;
477 }
478
479 ret = regmap_write(regmap, MAX6581_REG_IDEALITY, vals[1]);
480 if (ret < 0)
481 return ret;
482 ret = regmap_write(regmap, MAX6581_REG_IDEALITY_SELECT,
483 (vals[0] & 0xfe) >> 1);
484 if (ret < 0)
485 return ret;
486 }
487 return regmap_write(regmap, MAX6697_REG_CONFIG, confreg);
488}
489
490static int max6697_init_chip(struct device_node *np, struct max6697_data *data)
491{
492 unsigned int reg;
493 int ret;
494
495 /*
496 * Don't touch configuration if there is no devicetree configuration.
497 * If that is the case, use the current chip configuration.
498 */
499 if (!np) {
500 struct regmap *regmap = data->regmap;
501
502 ret = regmap_read(regmap, MAX6697_REG_CONFIG, ®);
503 if (ret < 0)
504 return ret;
505 if (data->type == max6581) {
506 if (reg & MAX6581_CONF_EXTENDED)
507 data->temp_offset = 64;
508 ret = regmap_read(regmap, MAX6581_REG_RESISTANCE, ®);
509 }
510 } else {
511 ret = max6697_config_of(np, data);
512 }
513
514 return ret;
515}
516
517static bool max6697_volatile_reg(struct device *dev, unsigned int reg)
518{
519 switch (reg) {
520 case 0x00 ... 0x09: /* temperature high bytes */
521 case 0x44 ... 0x47: /* status */
522 case 0x51 ... 0x58: /* temperature low bytes */
523 return true;
524 default:
525 return false;
526 }
527}
528
529static bool max6697_writeable_reg(struct device *dev, unsigned int reg)
530{
531 return reg != 0x0a && reg != 0x0f && !max6697_volatile_reg(dev, reg);
532}
533
534static const struct regmap_config max6697_regmap_config = {
535 .reg_bits = 8,
536 .val_bits = 8,
537 .max_register = 0x58,
538 .writeable_reg = max6697_writeable_reg,
539 .volatile_reg = max6697_volatile_reg,
540 .cache_type = REGCACHE_MAPLE,
541};
542
543static int max6697_probe(struct i2c_client *client)
544{
545 struct device *dev = &client->dev;
546 struct max6697_data *data;
547 struct device *hwmon_dev;
548 struct regmap *regmap;
549 int err;
550
551 regmap = regmap_init_i2c(client, &max6697_regmap_config);
552 if (IS_ERR(regmap))
553 return PTR_ERR(regmap);
554
555 data = devm_kzalloc(dev, sizeof(struct max6697_data), GFP_KERNEL);
556 if (!data)
557 return -ENOMEM;
558
559 data->regmap = regmap;
560 data->type = (uintptr_t)i2c_get_match_data(client);
561 data->chip = &max6697_chip_data[data->type];
562 mutex_init(&data->update_lock);
563
564 err = max6697_init_chip(client->dev.of_node, data);
565 if (err)
566 return err;
567
568 hwmon_dev = devm_hwmon_device_register_with_info(dev, client->name, data,
569 &max6697_chip_info, NULL);
570 return PTR_ERR_OR_ZERO(hwmon_dev);
571}
572
573static const struct i2c_device_id max6697_id[] = {
574 { "max6581", max6581 },
575 { "max6602", max6602 },
576 { "max6622", max6622 },
577 { "max6636", max6636 },
578 { "max6689", max6689 },
579 { "max6693", max6693 },
580 { "max6694", max6694 },
581 { "max6697", max6697 },
582 { "max6698", max6698 },
583 { "max6699", max6699 },
584 { }
585};
586MODULE_DEVICE_TABLE(i2c, max6697_id);
587
588static const struct of_device_id __maybe_unused max6697_of_match[] = {
589 {
590 .compatible = "maxim,max6581",
591 .data = (void *)max6581
592 },
593 {
594 .compatible = "maxim,max6602",
595 .data = (void *)max6602
596 },
597 {
598 .compatible = "maxim,max6622",
599 .data = (void *)max6622
600 },
601 {
602 .compatible = "maxim,max6636",
603 .data = (void *)max6636
604 },
605 {
606 .compatible = "maxim,max6689",
607 .data = (void *)max6689
608 },
609 {
610 .compatible = "maxim,max6693",
611 .data = (void *)max6693
612 },
613 {
614 .compatible = "maxim,max6694",
615 .data = (void *)max6694
616 },
617 {
618 .compatible = "maxim,max6697",
619 .data = (void *)max6697
620 },
621 {
622 .compatible = "maxim,max6698",
623 .data = (void *)max6698
624 },
625 {
626 .compatible = "maxim,max6699",
627 .data = (void *)max6699
628 },
629 { },
630};
631MODULE_DEVICE_TABLE(of, max6697_of_match);
632
633static struct i2c_driver max6697_driver = {
634 .driver = {
635 .name = "max6697",
636 .of_match_table = of_match_ptr(max6697_of_match),
637 },
638 .probe = max6697_probe,
639 .id_table = max6697_id,
640};
641
642module_i2c_driver(max6697_driver);
643
644MODULE_AUTHOR("Guenter Roeck <linux@roeck-us.net>");
645MODULE_DESCRIPTION("MAX6697 temperature sensor driver");
646MODULE_LICENSE("GPL");
1/*
2 * Copyright (c) 2012 Guenter Roeck <linux@roeck-us.net>
3 *
4 * based on max1668.c
5 * Copyright (c) 2011 David George <david.george@ska.ac.za>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 */
17
18#include <linux/module.h>
19#include <linux/init.h>
20#include <linux/slab.h>
21#include <linux/jiffies.h>
22#include <linux/i2c.h>
23#include <linux/hwmon.h>
24#include <linux/hwmon-sysfs.h>
25#include <linux/err.h>
26#include <linux/mutex.h>
27#include <linux/of.h>
28
29#include <linux/platform_data/max6697.h>
30
31enum chips { max6581, max6602, max6622, max6636, max6689, max6693, max6694,
32 max6697, max6698, max6699 };
33
34/* Report local sensor as temp1 */
35
36static const u8 MAX6697_REG_TEMP[] = {
37 0x07, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x08 };
38static const u8 MAX6697_REG_TEMP_EXT[] = {
39 0x57, 0x09, 0x52, 0x53, 0x54, 0x55, 0x56, 0 };
40static const u8 MAX6697_REG_MAX[] = {
41 0x17, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x18 };
42static const u8 MAX6697_REG_CRIT[] = {
43 0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27 };
44
45/*
46 * Map device tree / platform data register bit map to chip bit map.
47 * Applies to alert register and over-temperature register.
48 */
49#define MAX6697_MAP_BITS(reg) ((((reg) & 0x7e) >> 1) | \
50 (((reg) & 0x01) << 6) | ((reg) & 0x80))
51
52#define MAX6697_REG_STAT(n) (0x44 + (n))
53
54#define MAX6697_REG_CONFIG 0x41
55#define MAX6581_CONF_EXTENDED (1 << 1)
56#define MAX6693_CONF_BETA (1 << 2)
57#define MAX6697_CONF_RESISTANCE (1 << 3)
58#define MAX6697_CONF_TIMEOUT (1 << 5)
59#define MAX6697_REG_ALERT_MASK 0x42
60#define MAX6697_REG_OVERT_MASK 0x43
61
62#define MAX6581_REG_RESISTANCE 0x4a
63#define MAX6581_REG_IDEALITY 0x4b
64#define MAX6581_REG_IDEALITY_SELECT 0x4c
65#define MAX6581_REG_OFFSET 0x4d
66#define MAX6581_REG_OFFSET_SELECT 0x4e
67
68#define MAX6697_CONV_TIME 156 /* ms per channel, worst case */
69
70struct max6697_chip_data {
71 int channels;
72 u32 have_ext;
73 u32 have_crit;
74 u32 have_fault;
75 u8 valid_conf;
76 const u8 *alarm_map;
77};
78
79struct max6697_data {
80 struct i2c_client *client;
81
82 enum chips type;
83 const struct max6697_chip_data *chip;
84
85 int update_interval; /* in milli-seconds */
86 int temp_offset; /* in degrees C */
87
88 struct mutex update_lock;
89 unsigned long last_updated; /* In jiffies */
90 bool valid; /* true if following fields are valid */
91
92 /* 1x local and up to 7x remote */
93 u8 temp[8][4]; /* [nr][0]=temp [1]=ext [2]=max [3]=crit */
94#define MAX6697_TEMP_INPUT 0
95#define MAX6697_TEMP_EXT 1
96#define MAX6697_TEMP_MAX 2
97#define MAX6697_TEMP_CRIT 3
98 u32 alarms;
99};
100
101/* Diode fault status bits on MAX6581 are right shifted by one bit */
102static const u8 max6581_alarm_map[] = {
103 0, 0, 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15,
104 16, 17, 18, 19, 20, 21, 22, 23 };
105
106static const struct max6697_chip_data max6697_chip_data[] = {
107 [max6581] = {
108 .channels = 8,
109 .have_crit = 0xff,
110 .have_ext = 0x7f,
111 .have_fault = 0xfe,
112 .valid_conf = MAX6581_CONF_EXTENDED | MAX6697_CONF_TIMEOUT,
113 .alarm_map = max6581_alarm_map,
114 },
115 [max6602] = {
116 .channels = 5,
117 .have_crit = 0x12,
118 .have_ext = 0x02,
119 .have_fault = 0x1e,
120 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
121 },
122 [max6622] = {
123 .channels = 5,
124 .have_crit = 0x12,
125 .have_ext = 0x02,
126 .have_fault = 0x1e,
127 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
128 },
129 [max6636] = {
130 .channels = 7,
131 .have_crit = 0x72,
132 .have_ext = 0x02,
133 .have_fault = 0x7e,
134 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
135 },
136 [max6689] = {
137 .channels = 7,
138 .have_crit = 0x72,
139 .have_ext = 0x02,
140 .have_fault = 0x7e,
141 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
142 },
143 [max6693] = {
144 .channels = 7,
145 .have_crit = 0x72,
146 .have_ext = 0x02,
147 .have_fault = 0x7e,
148 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6693_CONF_BETA |
149 MAX6697_CONF_TIMEOUT,
150 },
151 [max6694] = {
152 .channels = 5,
153 .have_crit = 0x12,
154 .have_ext = 0x02,
155 .have_fault = 0x1e,
156 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6693_CONF_BETA |
157 MAX6697_CONF_TIMEOUT,
158 },
159 [max6697] = {
160 .channels = 7,
161 .have_crit = 0x72,
162 .have_ext = 0x02,
163 .have_fault = 0x7e,
164 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
165 },
166 [max6698] = {
167 .channels = 7,
168 .have_crit = 0x72,
169 .have_ext = 0x02,
170 .have_fault = 0x0e,
171 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
172 },
173 [max6699] = {
174 .channels = 5,
175 .have_crit = 0x12,
176 .have_ext = 0x02,
177 .have_fault = 0x1e,
178 .valid_conf = MAX6697_CONF_RESISTANCE | MAX6697_CONF_TIMEOUT,
179 },
180};
181
182static struct max6697_data *max6697_update_device(struct device *dev)
183{
184 struct max6697_data *data = dev_get_drvdata(dev);
185 struct i2c_client *client = data->client;
186 struct max6697_data *ret = data;
187 int val;
188 int i;
189 u32 alarms;
190
191 mutex_lock(&data->update_lock);
192
193 if (data->valid &&
194 !time_after(jiffies, data->last_updated
195 + msecs_to_jiffies(data->update_interval)))
196 goto abort;
197
198 for (i = 0; i < data->chip->channels; i++) {
199 if (data->chip->have_ext & (1 << i)) {
200 val = i2c_smbus_read_byte_data(client,
201 MAX6697_REG_TEMP_EXT[i]);
202 if (unlikely(val < 0)) {
203 ret = ERR_PTR(val);
204 goto abort;
205 }
206 data->temp[i][MAX6697_TEMP_EXT] = val;
207 }
208
209 val = i2c_smbus_read_byte_data(client, MAX6697_REG_TEMP[i]);
210 if (unlikely(val < 0)) {
211 ret = ERR_PTR(val);
212 goto abort;
213 }
214 data->temp[i][MAX6697_TEMP_INPUT] = val;
215
216 val = i2c_smbus_read_byte_data(client, MAX6697_REG_MAX[i]);
217 if (unlikely(val < 0)) {
218 ret = ERR_PTR(val);
219 goto abort;
220 }
221 data->temp[i][MAX6697_TEMP_MAX] = val;
222
223 if (data->chip->have_crit & (1 << i)) {
224 val = i2c_smbus_read_byte_data(client,
225 MAX6697_REG_CRIT[i]);
226 if (unlikely(val < 0)) {
227 ret = ERR_PTR(val);
228 goto abort;
229 }
230 data->temp[i][MAX6697_TEMP_CRIT] = val;
231 }
232 }
233
234 alarms = 0;
235 for (i = 0; i < 3; i++) {
236 val = i2c_smbus_read_byte_data(client, MAX6697_REG_STAT(i));
237 if (unlikely(val < 0)) {
238 ret = ERR_PTR(val);
239 goto abort;
240 }
241 alarms = (alarms << 8) | val;
242 }
243 data->alarms = alarms;
244 data->last_updated = jiffies;
245 data->valid = true;
246abort:
247 mutex_unlock(&data->update_lock);
248
249 return ret;
250}
251
252static ssize_t show_temp_input(struct device *dev,
253 struct device_attribute *devattr, char *buf)
254{
255 int index = to_sensor_dev_attr(devattr)->index;
256 struct max6697_data *data = max6697_update_device(dev);
257 int temp;
258
259 if (IS_ERR(data))
260 return PTR_ERR(data);
261
262 temp = (data->temp[index][MAX6697_TEMP_INPUT] - data->temp_offset) << 3;
263 temp |= data->temp[index][MAX6697_TEMP_EXT] >> 5;
264
265 return sprintf(buf, "%d\n", temp * 125);
266}
267
268static ssize_t show_temp(struct device *dev,
269 struct device_attribute *devattr, char *buf)
270{
271 int nr = to_sensor_dev_attr_2(devattr)->nr;
272 int index = to_sensor_dev_attr_2(devattr)->index;
273 struct max6697_data *data = max6697_update_device(dev);
274 int temp;
275
276 if (IS_ERR(data))
277 return PTR_ERR(data);
278
279 temp = data->temp[nr][index];
280 temp -= data->temp_offset;
281
282 return sprintf(buf, "%d\n", temp * 1000);
283}
284
285static ssize_t show_alarm(struct device *dev, struct device_attribute *attr,
286 char *buf)
287{
288 int index = to_sensor_dev_attr(attr)->index;
289 struct max6697_data *data = max6697_update_device(dev);
290
291 if (IS_ERR(data))
292 return PTR_ERR(data);
293
294 if (data->chip->alarm_map)
295 index = data->chip->alarm_map[index];
296
297 return sprintf(buf, "%u\n", (data->alarms >> index) & 0x1);
298}
299
300static ssize_t set_temp(struct device *dev,
301 struct device_attribute *devattr,
302 const char *buf, size_t count)
303{
304 int nr = to_sensor_dev_attr_2(devattr)->nr;
305 int index = to_sensor_dev_attr_2(devattr)->index;
306 struct max6697_data *data = dev_get_drvdata(dev);
307 long temp;
308 int ret;
309
310 ret = kstrtol(buf, 10, &temp);
311 if (ret < 0)
312 return ret;
313
314 mutex_lock(&data->update_lock);
315 temp = DIV_ROUND_CLOSEST(temp, 1000) + data->temp_offset;
316 temp = clamp_val(temp, 0, data->type == max6581 ? 255 : 127);
317 data->temp[nr][index] = temp;
318 ret = i2c_smbus_write_byte_data(data->client,
319 index == 2 ? MAX6697_REG_MAX[nr]
320 : MAX6697_REG_CRIT[nr],
321 temp);
322 mutex_unlock(&data->update_lock);
323
324 return ret < 0 ? ret : count;
325}
326
327static SENSOR_DEVICE_ATTR(temp1_input, S_IRUGO, show_temp_input, NULL, 0);
328static SENSOR_DEVICE_ATTR_2(temp1_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
329 0, MAX6697_TEMP_MAX);
330static SENSOR_DEVICE_ATTR_2(temp1_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
331 0, MAX6697_TEMP_CRIT);
332
333static SENSOR_DEVICE_ATTR(temp2_input, S_IRUGO, show_temp_input, NULL, 1);
334static SENSOR_DEVICE_ATTR_2(temp2_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
335 1, MAX6697_TEMP_MAX);
336static SENSOR_DEVICE_ATTR_2(temp2_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
337 1, MAX6697_TEMP_CRIT);
338
339static SENSOR_DEVICE_ATTR(temp3_input, S_IRUGO, show_temp_input, NULL, 2);
340static SENSOR_DEVICE_ATTR_2(temp3_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
341 2, MAX6697_TEMP_MAX);
342static SENSOR_DEVICE_ATTR_2(temp3_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
343 2, MAX6697_TEMP_CRIT);
344
345static SENSOR_DEVICE_ATTR(temp4_input, S_IRUGO, show_temp_input, NULL, 3);
346static SENSOR_DEVICE_ATTR_2(temp4_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
347 3, MAX6697_TEMP_MAX);
348static SENSOR_DEVICE_ATTR_2(temp4_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
349 3, MAX6697_TEMP_CRIT);
350
351static SENSOR_DEVICE_ATTR(temp5_input, S_IRUGO, show_temp_input, NULL, 4);
352static SENSOR_DEVICE_ATTR_2(temp5_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
353 4, MAX6697_TEMP_MAX);
354static SENSOR_DEVICE_ATTR_2(temp5_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
355 4, MAX6697_TEMP_CRIT);
356
357static SENSOR_DEVICE_ATTR(temp6_input, S_IRUGO, show_temp_input, NULL, 5);
358static SENSOR_DEVICE_ATTR_2(temp6_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
359 5, MAX6697_TEMP_MAX);
360static SENSOR_DEVICE_ATTR_2(temp6_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
361 5, MAX6697_TEMP_CRIT);
362
363static SENSOR_DEVICE_ATTR(temp7_input, S_IRUGO, show_temp_input, NULL, 6);
364static SENSOR_DEVICE_ATTR_2(temp7_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
365 6, MAX6697_TEMP_MAX);
366static SENSOR_DEVICE_ATTR_2(temp7_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
367 6, MAX6697_TEMP_CRIT);
368
369static SENSOR_DEVICE_ATTR(temp8_input, S_IRUGO, show_temp_input, NULL, 7);
370static SENSOR_DEVICE_ATTR_2(temp8_max, S_IRUGO | S_IWUSR, show_temp, set_temp,
371 7, MAX6697_TEMP_MAX);
372static SENSOR_DEVICE_ATTR_2(temp8_crit, S_IRUGO | S_IWUSR, show_temp, set_temp,
373 7, MAX6697_TEMP_CRIT);
374
375static SENSOR_DEVICE_ATTR(temp1_max_alarm, S_IRUGO, show_alarm, NULL, 22);
376static SENSOR_DEVICE_ATTR(temp2_max_alarm, S_IRUGO, show_alarm, NULL, 16);
377static SENSOR_DEVICE_ATTR(temp3_max_alarm, S_IRUGO, show_alarm, NULL, 17);
378static SENSOR_DEVICE_ATTR(temp4_max_alarm, S_IRUGO, show_alarm, NULL, 18);
379static SENSOR_DEVICE_ATTR(temp5_max_alarm, S_IRUGO, show_alarm, NULL, 19);
380static SENSOR_DEVICE_ATTR(temp6_max_alarm, S_IRUGO, show_alarm, NULL, 20);
381static SENSOR_DEVICE_ATTR(temp7_max_alarm, S_IRUGO, show_alarm, NULL, 21);
382static SENSOR_DEVICE_ATTR(temp8_max_alarm, S_IRUGO, show_alarm, NULL, 23);
383
384static SENSOR_DEVICE_ATTR(temp1_crit_alarm, S_IRUGO, show_alarm, NULL, 14);
385static SENSOR_DEVICE_ATTR(temp2_crit_alarm, S_IRUGO, show_alarm, NULL, 8);
386static SENSOR_DEVICE_ATTR(temp3_crit_alarm, S_IRUGO, show_alarm, NULL, 9);
387static SENSOR_DEVICE_ATTR(temp4_crit_alarm, S_IRUGO, show_alarm, NULL, 10);
388static SENSOR_DEVICE_ATTR(temp5_crit_alarm, S_IRUGO, show_alarm, NULL, 11);
389static SENSOR_DEVICE_ATTR(temp6_crit_alarm, S_IRUGO, show_alarm, NULL, 12);
390static SENSOR_DEVICE_ATTR(temp7_crit_alarm, S_IRUGO, show_alarm, NULL, 13);
391static SENSOR_DEVICE_ATTR(temp8_crit_alarm, S_IRUGO, show_alarm, NULL, 15);
392
393static SENSOR_DEVICE_ATTR(temp2_fault, S_IRUGO, show_alarm, NULL, 1);
394static SENSOR_DEVICE_ATTR(temp3_fault, S_IRUGO, show_alarm, NULL, 2);
395static SENSOR_DEVICE_ATTR(temp4_fault, S_IRUGO, show_alarm, NULL, 3);
396static SENSOR_DEVICE_ATTR(temp5_fault, S_IRUGO, show_alarm, NULL, 4);
397static SENSOR_DEVICE_ATTR(temp6_fault, S_IRUGO, show_alarm, NULL, 5);
398static SENSOR_DEVICE_ATTR(temp7_fault, S_IRUGO, show_alarm, NULL, 6);
399static SENSOR_DEVICE_ATTR(temp8_fault, S_IRUGO, show_alarm, NULL, 7);
400
401static DEVICE_ATTR(dummy, 0, NULL, NULL);
402
403static umode_t max6697_is_visible(struct kobject *kobj, struct attribute *attr,
404 int index)
405{
406 struct device *dev = container_of(kobj, struct device, kobj);
407 struct max6697_data *data = dev_get_drvdata(dev);
408 const struct max6697_chip_data *chip = data->chip;
409 int channel = index / 6; /* channel number */
410 int nr = index % 6; /* attribute index within channel */
411
412 if (channel >= chip->channels)
413 return 0;
414
415 if ((nr == 3 || nr == 4) && !(chip->have_crit & (1 << channel)))
416 return 0;
417 if (nr == 5 && !(chip->have_fault & (1 << channel)))
418 return 0;
419
420 return attr->mode;
421}
422
423/*
424 * max6697_is_visible uses the index into the following array to determine
425 * if attributes should be created or not. Any change in order or content
426 * must be matched in max6697_is_visible.
427 */
428static struct attribute *max6697_attributes[] = {
429 &sensor_dev_attr_temp1_input.dev_attr.attr,
430 &sensor_dev_attr_temp1_max.dev_attr.attr,
431 &sensor_dev_attr_temp1_max_alarm.dev_attr.attr,
432 &sensor_dev_attr_temp1_crit.dev_attr.attr,
433 &sensor_dev_attr_temp1_crit_alarm.dev_attr.attr,
434 &dev_attr_dummy.attr,
435
436 &sensor_dev_attr_temp2_input.dev_attr.attr,
437 &sensor_dev_attr_temp2_max.dev_attr.attr,
438 &sensor_dev_attr_temp2_max_alarm.dev_attr.attr,
439 &sensor_dev_attr_temp2_crit.dev_attr.attr,
440 &sensor_dev_attr_temp2_crit_alarm.dev_attr.attr,
441 &sensor_dev_attr_temp2_fault.dev_attr.attr,
442
443 &sensor_dev_attr_temp3_input.dev_attr.attr,
444 &sensor_dev_attr_temp3_max.dev_attr.attr,
445 &sensor_dev_attr_temp3_max_alarm.dev_attr.attr,
446 &sensor_dev_attr_temp3_crit.dev_attr.attr,
447 &sensor_dev_attr_temp3_crit_alarm.dev_attr.attr,
448 &sensor_dev_attr_temp3_fault.dev_attr.attr,
449
450 &sensor_dev_attr_temp4_input.dev_attr.attr,
451 &sensor_dev_attr_temp4_max.dev_attr.attr,
452 &sensor_dev_attr_temp4_max_alarm.dev_attr.attr,
453 &sensor_dev_attr_temp4_crit.dev_attr.attr,
454 &sensor_dev_attr_temp4_crit_alarm.dev_attr.attr,
455 &sensor_dev_attr_temp4_fault.dev_attr.attr,
456
457 &sensor_dev_attr_temp5_input.dev_attr.attr,
458 &sensor_dev_attr_temp5_max.dev_attr.attr,
459 &sensor_dev_attr_temp5_max_alarm.dev_attr.attr,
460 &sensor_dev_attr_temp5_crit.dev_attr.attr,
461 &sensor_dev_attr_temp5_crit_alarm.dev_attr.attr,
462 &sensor_dev_attr_temp5_fault.dev_attr.attr,
463
464 &sensor_dev_attr_temp6_input.dev_attr.attr,
465 &sensor_dev_attr_temp6_max.dev_attr.attr,
466 &sensor_dev_attr_temp6_max_alarm.dev_attr.attr,
467 &sensor_dev_attr_temp6_crit.dev_attr.attr,
468 &sensor_dev_attr_temp6_crit_alarm.dev_attr.attr,
469 &sensor_dev_attr_temp6_fault.dev_attr.attr,
470
471 &sensor_dev_attr_temp7_input.dev_attr.attr,
472 &sensor_dev_attr_temp7_max.dev_attr.attr,
473 &sensor_dev_attr_temp7_max_alarm.dev_attr.attr,
474 &sensor_dev_attr_temp7_crit.dev_attr.attr,
475 &sensor_dev_attr_temp7_crit_alarm.dev_attr.attr,
476 &sensor_dev_attr_temp7_fault.dev_attr.attr,
477
478 &sensor_dev_attr_temp8_input.dev_attr.attr,
479 &sensor_dev_attr_temp8_max.dev_attr.attr,
480 &sensor_dev_attr_temp8_max_alarm.dev_attr.attr,
481 &sensor_dev_attr_temp8_crit.dev_attr.attr,
482 &sensor_dev_attr_temp8_crit_alarm.dev_attr.attr,
483 &sensor_dev_attr_temp8_fault.dev_attr.attr,
484 NULL
485};
486
487static const struct attribute_group max6697_group = {
488 .attrs = max6697_attributes, .is_visible = max6697_is_visible,
489};
490__ATTRIBUTE_GROUPS(max6697);
491
492static void max6697_get_config_of(struct device_node *node,
493 struct max6697_platform_data *pdata)
494{
495 int len;
496 const __be32 *prop;
497
498 pdata->smbus_timeout_disable =
499 of_property_read_bool(node, "smbus-timeout-disable");
500 pdata->extended_range_enable =
501 of_property_read_bool(node, "extended-range-enable");
502 pdata->beta_compensation =
503 of_property_read_bool(node, "beta-compensation-enable");
504
505 prop = of_get_property(node, "alert-mask", &len);
506 if (prop && len == sizeof(u32))
507 pdata->alert_mask = be32_to_cpu(prop[0]);
508 prop = of_get_property(node, "over-temperature-mask", &len);
509 if (prop && len == sizeof(u32))
510 pdata->over_temperature_mask = be32_to_cpu(prop[0]);
511 prop = of_get_property(node, "resistance-cancellation", &len);
512 if (prop) {
513 if (len == sizeof(u32))
514 pdata->resistance_cancellation = be32_to_cpu(prop[0]);
515 else
516 pdata->resistance_cancellation = 0xfe;
517 }
518 prop = of_get_property(node, "transistor-ideality", &len);
519 if (prop && len == 2 * sizeof(u32)) {
520 pdata->ideality_mask = be32_to_cpu(prop[0]);
521 pdata->ideality_value = be32_to_cpu(prop[1]);
522 }
523}
524
525static int max6697_init_chip(struct max6697_data *data,
526 struct i2c_client *client)
527{
528 struct max6697_platform_data *pdata = dev_get_platdata(&client->dev);
529 struct max6697_platform_data p;
530 const struct max6697_chip_data *chip = data->chip;
531 int factor = chip->channels;
532 int ret, reg;
533
534 /*
535 * Don't touch configuration if neither platform data nor OF
536 * configuration was specified. If that is the case, use the
537 * current chip configuration.
538 */
539 if (!pdata && !client->dev.of_node) {
540 reg = i2c_smbus_read_byte_data(client, MAX6697_REG_CONFIG);
541 if (reg < 0)
542 return reg;
543 if (data->type == max6581) {
544 if (reg & MAX6581_CONF_EXTENDED)
545 data->temp_offset = 64;
546 reg = i2c_smbus_read_byte_data(client,
547 MAX6581_REG_RESISTANCE);
548 if (reg < 0)
549 return reg;
550 factor += hweight8(reg);
551 } else {
552 if (reg & MAX6697_CONF_RESISTANCE)
553 factor++;
554 }
555 goto done;
556 }
557
558 if (client->dev.of_node) {
559 memset(&p, 0, sizeof(p));
560 max6697_get_config_of(client->dev.of_node, &p);
561 pdata = &p;
562 }
563
564 reg = 0;
565 if (pdata->smbus_timeout_disable &&
566 (chip->valid_conf & MAX6697_CONF_TIMEOUT)) {
567 reg |= MAX6697_CONF_TIMEOUT;
568 }
569 if (pdata->extended_range_enable &&
570 (chip->valid_conf & MAX6581_CONF_EXTENDED)) {
571 reg |= MAX6581_CONF_EXTENDED;
572 data->temp_offset = 64;
573 }
574 if (pdata->resistance_cancellation &&
575 (chip->valid_conf & MAX6697_CONF_RESISTANCE)) {
576 reg |= MAX6697_CONF_RESISTANCE;
577 factor++;
578 }
579 if (pdata->beta_compensation &&
580 (chip->valid_conf & MAX6693_CONF_BETA)) {
581 reg |= MAX6693_CONF_BETA;
582 }
583
584 ret = i2c_smbus_write_byte_data(client, MAX6697_REG_CONFIG, reg);
585 if (ret < 0)
586 return ret;
587
588 ret = i2c_smbus_write_byte_data(client, MAX6697_REG_ALERT_MASK,
589 MAX6697_MAP_BITS(pdata->alert_mask));
590 if (ret < 0)
591 return ret;
592
593 ret = i2c_smbus_write_byte_data(client, MAX6697_REG_OVERT_MASK,
594 MAX6697_MAP_BITS(pdata->over_temperature_mask));
595 if (ret < 0)
596 return ret;
597
598 if (data->type == max6581) {
599 factor += hweight8(pdata->resistance_cancellation >> 1);
600 ret = i2c_smbus_write_byte_data(client, MAX6581_REG_RESISTANCE,
601 pdata->resistance_cancellation >> 1);
602 if (ret < 0)
603 return ret;
604 ret = i2c_smbus_write_byte_data(client, MAX6581_REG_IDEALITY,
605 pdata->ideality_value);
606 if (ret < 0)
607 return ret;
608 ret = i2c_smbus_write_byte_data(client,
609 MAX6581_REG_IDEALITY_SELECT,
610 pdata->ideality_mask >> 1);
611 if (ret < 0)
612 return ret;
613 }
614done:
615 data->update_interval = factor * MAX6697_CONV_TIME;
616 return 0;
617}
618
619static int max6697_probe(struct i2c_client *client,
620 const struct i2c_device_id *id)
621{
622 struct i2c_adapter *adapter = client->adapter;
623 struct device *dev = &client->dev;
624 struct max6697_data *data;
625 struct device *hwmon_dev;
626 int err;
627
628 if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA))
629 return -ENODEV;
630
631 data = devm_kzalloc(dev, sizeof(struct max6697_data), GFP_KERNEL);
632 if (!data)
633 return -ENOMEM;
634
635 data->type = id->driver_data;
636 data->chip = &max6697_chip_data[data->type];
637 data->client = client;
638 mutex_init(&data->update_lock);
639
640 err = max6697_init_chip(data, client);
641 if (err)
642 return err;
643
644 hwmon_dev = devm_hwmon_device_register_with_groups(dev, client->name,
645 data,
646 max6697_groups);
647 return PTR_ERR_OR_ZERO(hwmon_dev);
648}
649
650static const struct i2c_device_id max6697_id[] = {
651 { "max6581", max6581 },
652 { "max6602", max6602 },
653 { "max6622", max6622 },
654 { "max6636", max6636 },
655 { "max6689", max6689 },
656 { "max6693", max6693 },
657 { "max6694", max6694 },
658 { "max6697", max6697 },
659 { "max6698", max6698 },
660 { "max6699", max6699 },
661 { }
662};
663MODULE_DEVICE_TABLE(i2c, max6697_id);
664
665static struct i2c_driver max6697_driver = {
666 .class = I2C_CLASS_HWMON,
667 .driver = {
668 .name = "max6697",
669 },
670 .probe = max6697_probe,
671 .id_table = max6697_id,
672};
673
674module_i2c_driver(max6697_driver);
675
676MODULE_AUTHOR("Guenter Roeck <linux@roeck-us.net>");
677MODULE_DESCRIPTION("MAX6697 temperature sensor driver");
678MODULE_LICENSE("GPL");