Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * drivers/net/phy/rockchip.c
4 *
5 * Driver for ROCKCHIP Ethernet PHYs
6 *
7 * Copyright (c) 2017, Fuzhou Rockchip Electronics Co., Ltd
8 *
9 * David Wu <david.wu@rock-chips.com>
10 */
11
12#include <linux/ethtool.h>
13#include <linux/kernel.h>
14#include <linux/module.h>
15#include <linux/mii.h>
16#include <linux/netdevice.h>
17#include <linux/phy.h>
18
19#define INTERNAL_EPHY_ID 0x1234d400
20
21#define MII_INTERNAL_CTRL_STATUS 17
22#define SMI_ADDR_TSTCNTL 20
23#define SMI_ADDR_TSTREAD1 21
24#define SMI_ADDR_TSTREAD2 22
25#define SMI_ADDR_TSTWRITE 23
26#define MII_SPECIAL_CONTROL_STATUS 31
27
28#define MII_AUTO_MDIX_EN BIT(7)
29#define MII_MDIX_EN BIT(6)
30
31#define MII_SPEED_10 BIT(2)
32#define MII_SPEED_100 BIT(3)
33
34#define TSTCNTL_RD (BIT(15) | BIT(10))
35#define TSTCNTL_WR (BIT(14) | BIT(10))
36
37#define TSTMODE_ENABLE 0x400
38#define TSTMODE_DISABLE 0x0
39
40#define WR_ADDR_A7CFG 0x18
41
42static int rockchip_init_tstmode(struct phy_device *phydev)
43{
44 int ret;
45
46 /* Enable access to Analog and DSP register banks */
47 ret = phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_ENABLE);
48 if (ret)
49 return ret;
50
51 ret = phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_DISABLE);
52 if (ret)
53 return ret;
54
55 return phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_ENABLE);
56}
57
58static int rockchip_close_tstmode(struct phy_device *phydev)
59{
60 /* Back to basic register bank */
61 return phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_DISABLE);
62}
63
64static int rockchip_integrated_phy_analog_init(struct phy_device *phydev)
65{
66 int ret;
67
68 ret = rockchip_init_tstmode(phydev);
69 if (ret)
70 return ret;
71
72 /*
73 * Adjust tx amplitude to make sginal better,
74 * the default value is 0x8.
75 */
76 ret = phy_write(phydev, SMI_ADDR_TSTWRITE, 0xB);
77 if (ret)
78 return ret;
79 ret = phy_write(phydev, SMI_ADDR_TSTCNTL, TSTCNTL_WR | WR_ADDR_A7CFG);
80 if (ret)
81 return ret;
82
83 return rockchip_close_tstmode(phydev);
84}
85
86static int rockchip_integrated_phy_config_init(struct phy_device *phydev)
87{
88 int val, ret;
89
90 /*
91 * The auto MIDX has linked problem on some board,
92 * workround to disable auto MDIX.
93 */
94 val = phy_read(phydev, MII_INTERNAL_CTRL_STATUS);
95 if (val < 0)
96 return val;
97 val &= ~MII_AUTO_MDIX_EN;
98 ret = phy_write(phydev, MII_INTERNAL_CTRL_STATUS, val);
99 if (ret)
100 return ret;
101
102 return rockchip_integrated_phy_analog_init(phydev);
103}
104
105static void rockchip_link_change_notify(struct phy_device *phydev)
106{
107 /*
108 * If mode switch happens from 10BT to 100BT, all DSP/AFE
109 * registers are set to default values. So any AFE/DSP
110 * registers have to be re-initialized in this case.
111 */
112 if (phydev->state == PHY_RUNNING && phydev->speed == SPEED_100) {
113 int ret = rockchip_integrated_phy_analog_init(phydev);
114
115 if (ret)
116 phydev_err(phydev, "rockchip_integrated_phy_analog_init err: %d.\n",
117 ret);
118 }
119}
120
121static int rockchip_set_polarity(struct phy_device *phydev, int polarity)
122{
123 int reg, err, val;
124
125 /* get the current settings */
126 reg = phy_read(phydev, MII_INTERNAL_CTRL_STATUS);
127 if (reg < 0)
128 return reg;
129
130 reg &= ~MII_AUTO_MDIX_EN;
131 val = reg;
132 switch (polarity) {
133 case ETH_TP_MDI:
134 val &= ~MII_MDIX_EN;
135 break;
136 case ETH_TP_MDI_X:
137 val |= MII_MDIX_EN;
138 break;
139 case ETH_TP_MDI_AUTO:
140 case ETH_TP_MDI_INVALID:
141 default:
142 return 0;
143 }
144
145 if (val != reg) {
146 /* Set the new polarity value in the register */
147 err = phy_write(phydev, MII_INTERNAL_CTRL_STATUS, val);
148 if (err)
149 return err;
150 }
151
152 return 0;
153}
154
155static int rockchip_config_aneg(struct phy_device *phydev)
156{
157 int err;
158
159 err = rockchip_set_polarity(phydev, phydev->mdix);
160 if (err < 0)
161 return err;
162
163 return genphy_config_aneg(phydev);
164}
165
166static int rockchip_phy_resume(struct phy_device *phydev)
167{
168 genphy_resume(phydev);
169
170 return rockchip_integrated_phy_config_init(phydev);
171}
172
173static struct phy_driver rockchip_phy_driver[] = {
174{
175 .phy_id = INTERNAL_EPHY_ID,
176 .phy_id_mask = 0xfffffff0,
177 .name = "Rockchip integrated EPHY",
178 /* PHY_BASIC_FEATURES */
179 .flags = 0,
180 .link_change_notify = rockchip_link_change_notify,
181 .soft_reset = genphy_soft_reset,
182 .config_init = rockchip_integrated_phy_config_init,
183 .config_aneg = rockchip_config_aneg,
184 .suspend = genphy_suspend,
185 .resume = rockchip_phy_resume,
186},
187};
188
189module_phy_driver(rockchip_phy_driver);
190
191static struct mdio_device_id __maybe_unused rockchip_phy_tbl[] = {
192 { INTERNAL_EPHY_ID, 0xfffffff0 },
193 { }
194};
195
196MODULE_DEVICE_TABLE(mdio, rockchip_phy_tbl);
197
198MODULE_AUTHOR("David Wu <david.wu@rock-chips.com>");
199MODULE_DESCRIPTION("Rockchip Ethernet PHY driver");
200MODULE_LICENSE("GPL");
1/**
2 * drivers/net/phy/rockchip.c
3 *
4 * Driver for ROCKCHIP Ethernet PHYs
5 *
6 * Copyright (c) 2017, Fuzhou Rockchip Electronics Co., Ltd
7 *
8 * David Wu <david.wu@rock-chips.com>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
14 *
15 */
16
17#include <linux/ethtool.h>
18#include <linux/kernel.h>
19#include <linux/module.h>
20#include <linux/mii.h>
21#include <linux/netdevice.h>
22#include <linux/phy.h>
23
24#define INTERNAL_EPHY_ID 0x1234d400
25
26#define MII_INTERNAL_CTRL_STATUS 17
27#define SMI_ADDR_TSTCNTL 20
28#define SMI_ADDR_TSTREAD1 21
29#define SMI_ADDR_TSTREAD2 22
30#define SMI_ADDR_TSTWRITE 23
31#define MII_SPECIAL_CONTROL_STATUS 31
32
33#define MII_AUTO_MDIX_EN BIT(7)
34#define MII_MDIX_EN BIT(6)
35
36#define MII_SPEED_10 BIT(2)
37#define MII_SPEED_100 BIT(3)
38
39#define TSTCNTL_RD (BIT(15) | BIT(10))
40#define TSTCNTL_WR (BIT(14) | BIT(10))
41
42#define TSTMODE_ENABLE 0x400
43#define TSTMODE_DISABLE 0x0
44
45#define WR_ADDR_A7CFG 0x18
46
47static int rockchip_init_tstmode(struct phy_device *phydev)
48{
49 int ret;
50
51 /* Enable access to Analog and DSP register banks */
52 ret = phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_ENABLE);
53 if (ret)
54 return ret;
55
56 ret = phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_DISABLE);
57 if (ret)
58 return ret;
59
60 return phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_ENABLE);
61}
62
63static int rockchip_close_tstmode(struct phy_device *phydev)
64{
65 /* Back to basic register bank */
66 return phy_write(phydev, SMI_ADDR_TSTCNTL, TSTMODE_DISABLE);
67}
68
69static int rockchip_integrated_phy_analog_init(struct phy_device *phydev)
70{
71 int ret;
72
73 ret = rockchip_init_tstmode(phydev);
74 if (ret)
75 return ret;
76
77 /*
78 * Adjust tx amplitude to make sginal better,
79 * the default value is 0x8.
80 */
81 ret = phy_write(phydev, SMI_ADDR_TSTWRITE, 0xB);
82 if (ret)
83 return ret;
84 ret = phy_write(phydev, SMI_ADDR_TSTCNTL, TSTCNTL_WR | WR_ADDR_A7CFG);
85 if (ret)
86 return ret;
87
88 return rockchip_close_tstmode(phydev);
89}
90
91static int rockchip_integrated_phy_config_init(struct phy_device *phydev)
92{
93 int val, ret;
94
95 /*
96 * The auto MIDX has linked problem on some board,
97 * workround to disable auto MDIX.
98 */
99 val = phy_read(phydev, MII_INTERNAL_CTRL_STATUS);
100 if (val < 0)
101 return val;
102 val &= ~MII_AUTO_MDIX_EN;
103 ret = phy_write(phydev, MII_INTERNAL_CTRL_STATUS, val);
104 if (ret)
105 return ret;
106
107 return rockchip_integrated_phy_analog_init(phydev);
108}
109
110static void rockchip_link_change_notify(struct phy_device *phydev)
111{
112 int speed = SPEED_10;
113
114 if (phydev->autoneg == AUTONEG_ENABLE) {
115 int reg = phy_read(phydev, MII_SPECIAL_CONTROL_STATUS);
116
117 if (reg < 0) {
118 phydev_err(phydev, "phy_read err: %d.\n", reg);
119 return;
120 }
121
122 if (reg & MII_SPEED_100)
123 speed = SPEED_100;
124 else if (reg & MII_SPEED_10)
125 speed = SPEED_10;
126 } else {
127 int bmcr = phy_read(phydev, MII_BMCR);
128
129 if (bmcr < 0) {
130 phydev_err(phydev, "phy_read err: %d.\n", bmcr);
131 return;
132 }
133
134 if (bmcr & BMCR_SPEED100)
135 speed = SPEED_100;
136 else
137 speed = SPEED_10;
138 }
139
140 /*
141 * If mode switch happens from 10BT to 100BT, all DSP/AFE
142 * registers are set to default values. So any AFE/DSP
143 * registers have to be re-initialized in this case.
144 */
145 if ((phydev->speed == SPEED_10) && (speed == SPEED_100)) {
146 int ret = rockchip_integrated_phy_analog_init(phydev);
147 if (ret)
148 phydev_err(phydev, "rockchip_integrated_phy_analog_init err: %d.\n",
149 ret);
150 }
151}
152
153static int rockchip_set_polarity(struct phy_device *phydev, int polarity)
154{
155 int reg, err, val;
156
157 /* get the current settings */
158 reg = phy_read(phydev, MII_INTERNAL_CTRL_STATUS);
159 if (reg < 0)
160 return reg;
161
162 reg &= ~MII_AUTO_MDIX_EN;
163 val = reg;
164 switch (polarity) {
165 case ETH_TP_MDI:
166 val &= ~MII_MDIX_EN;
167 break;
168 case ETH_TP_MDI_X:
169 val |= MII_MDIX_EN;
170 break;
171 case ETH_TP_MDI_AUTO:
172 case ETH_TP_MDI_INVALID:
173 default:
174 return 0;
175 }
176
177 if (val != reg) {
178 /* Set the new polarity value in the register */
179 err = phy_write(phydev, MII_INTERNAL_CTRL_STATUS, val);
180 if (err)
181 return err;
182 }
183
184 return 0;
185}
186
187static int rockchip_config_aneg(struct phy_device *phydev)
188{
189 int err;
190
191 err = rockchip_set_polarity(phydev, phydev->mdix);
192 if (err < 0)
193 return err;
194
195 return genphy_config_aneg(phydev);
196}
197
198static int rockchip_phy_resume(struct phy_device *phydev)
199{
200 genphy_resume(phydev);
201
202 return rockchip_integrated_phy_config_init(phydev);
203}
204
205static struct phy_driver rockchip_phy_driver[] = {
206{
207 .phy_id = INTERNAL_EPHY_ID,
208 .phy_id_mask = 0xfffffff0,
209 .name = "Rockchip integrated EPHY",
210 .features = PHY_BASIC_FEATURES,
211 .flags = 0,
212 .link_change_notify = rockchip_link_change_notify,
213 .soft_reset = genphy_soft_reset,
214 .config_init = rockchip_integrated_phy_config_init,
215 .config_aneg = rockchip_config_aneg,
216 .suspend = genphy_suspend,
217 .resume = rockchip_phy_resume,
218},
219};
220
221module_phy_driver(rockchip_phy_driver);
222
223static struct mdio_device_id __maybe_unused rockchip_phy_tbl[] = {
224 { INTERNAL_EPHY_ID, 0xfffffff0 },
225 { }
226};
227
228MODULE_DEVICE_TABLE(mdio, rockchip_phy_tbl);
229
230MODULE_AUTHOR("David Wu <david.wu@rock-chips.com>");
231MODULE_DESCRIPTION("Rockchip Ethernet PHY driver");
232MODULE_LICENSE("GPL v2");