Linux Audio

Check our new training course

Loading...
Note: File does not exist in v6.13.7.
  1/*
  2 * Copyright (C) 2014 Florian Vaussard, EPFL Mobots group
  3 *
  4 * This program is free software; you can redistribute it and/or modify
  5 * it under the terms of the GNU General Public License version 2 as
  6 * published by the Free Software Foundation.
  7 */
  8
  9#include "omap443x.dtsi"
 10
 11/ {
 12	model = "Gumstix Duovero";
 13	compatible = "gumstix,omap4-duovero", "ti,omap4430", "ti,omap4";
 14
 15	chosen {
 16		stdout-path = &uart3;
 17	};
 18
 19	memory@80000000 {
 20		device_type = "memory";
 21		reg = <0x80000000 0x40000000>; /* 1 GB */
 22	};
 23
 24	sound {
 25		compatible = "ti,abe-twl6040";
 26		ti,model = "DuoVero";
 27
 28		ti,mclk-freq = <38400000>;
 29
 30		ti,mcpdm = <&mcpdm>;
 31
 32		ti,twl6040 = <&twl6040>;
 33
 34		/* Audio routing */
 35		ti,audio-routing =
 36			"Headset Stereophone", "HSOL",
 37			"Headset Stereophone", "HSOR",
 38			"HSMIC", "Headset Mic",
 39			"Headset Mic", "Headset Mic Bias";
 40	};
 41
 42	/* HS USB Host PHY on PORT 1 */
 43	hsusb1_phy: hsusb1_phy {
 44		compatible = "usb-nop-xceiv";
 45		reset-gpios = <&gpio2 30 GPIO_ACTIVE_LOW>;	/* gpio_62 */
 46		#phy-cells = <0>;
 47
 48		pinctrl-names = "default";
 49		pinctrl-0 = <&hsusb1phy_pins>;
 50
 51		clocks = <&auxclk3_ck>;
 52		clock-names = "main_clk";
 53		clock-frequency = <19200000>;
 54	};
 55
 56	/* regulator for w2cbw0015 on sdio5 */
 57	w2cbw0015_vmmc: w2cbw0015_vmmc {
 58		pinctrl-names = "default";
 59		pinctrl-0 = <&w2cbw0015_pins>;
 60		compatible = "regulator-fixed";
 61		regulator-name = "w2cbw0015";
 62		regulator-min-microvolt = <3000000>;
 63		regulator-max-microvolt = <3000000>;
 64		gpio = <&gpio2 11 GPIO_ACTIVE_LOW>;		/* gpio_43 */
 65		startup-delay-us = <70000>;
 66		enable-active-high;
 67		regulator-boot-on;
 68	};
 69};
 70
 71&omap4_pmx_core {
 72	pinctrl-names = "default";
 73	pinctrl-0 = <
 74			&twl6040_pins
 75			&hsusbb1_pins
 76	>;
 77
 78	twl6040_pins: pinmux_twl6040_pins {
 79		pinctrl-single,pins = <
 80			OMAP4_IOPAD(0x166, PIN_OUTPUT | MUX_MODE3)		/* usbb2_ulpitll_nxt.gpio_160 */
 81			OMAP4_IOPAD(0x1a0, PIN_INPUT | MUX_MODE0)		/* sys_nirq2.sys_nirq2 */
 82		>;
 83	};
 84
 85	mcpdm_pins: pinmux_mcpdm_pins {
 86		pinctrl-single,pins = <
 87			OMAP4_IOPAD(0x106, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* abe_pdm_ul_data.abe_pdm_ul_data */
 88			OMAP4_IOPAD(0x108, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* abe_pdm_dl_data.abe_pdm_dl_data */
 89			OMAP4_IOPAD(0x10a, PIN_INPUT_PULLUP   | MUX_MODE0)	/* abe_pdm_frame.abe_pdm_frame */
 90			OMAP4_IOPAD(0x10c, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* abe_pdm_lb_clk.abe_pdm_lb_clk */
 91			OMAP4_IOPAD(0x10e, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* abe_clks.abe_clks */
 92		>;
 93	};
 94
 95	mcbsp1_pins: pinmux_mcbsp1_pins {
 96		pinctrl-single,pins = <
 97			OMAP4_IOPAD(0x0fe, PIN_INPUT | MUX_MODE0)		/* abe_mcbsp1_clkx.abe_mcbsp1_clkx */
 98			OMAP4_IOPAD(0x100, PIN_INPUT_PULLDOWN | MUX_MODE0)	/* abe_mcbsp1_dr.abe_mcbsp1_dr */
 99			OMAP4_IOPAD(0x102, PIN_OUTPUT_PULLDOWN | MUX_MODE0)	/* abe_mcbsp1_dx.abe_mcbsp1_dx */
100			OMAP4_IOPAD(0x104, PIN_INPUT | MUX_MODE0)		/* abe_mcbsp1_fsx.abe_mcbsp1_fsx */
101		>;
102	};
103
104	hsusbb1_pins: pinmux_hsusbb1_pins {
105		pinctrl-single,pins = <
106			OMAP4_IOPAD(0x0c2, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_clk.usbb1_ulpiphy_clk */
107			OMAP4_IOPAD(0x0c4, PIN_OUTPUT | MUX_MODE4)		/* usbb1_ulpitll_stp.usbb1_ulpiphy_stp */
108			OMAP4_IOPAD(0x0c6, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dir.usbb1_ulpiphy_dir */
109			OMAP4_IOPAD(0x0c8, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_nxt.usbb1_ulpiphy_nxt */
110			OMAP4_IOPAD(0x0ca, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat0.usbb1_ulpiphy_dat0 */
111			OMAP4_IOPAD(0x0cc, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat1.usbb1_ulpiphy_dat1 */
112			OMAP4_IOPAD(0x0ce, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat2.usbb1_ulpiphy_dat2 */
113			OMAP4_IOPAD(0x0d0, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat3.usbb1_ulpiphy_dat3 */
114			OMAP4_IOPAD(0x0d2, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat4.usbb1_ulpiphy_dat4 */
115			OMAP4_IOPAD(0x0d4, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat5.usbb1_ulpiphy_dat5 */
116			OMAP4_IOPAD(0x0d6, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat6.usbb1_ulpiphy_dat6 */
117			OMAP4_IOPAD(0x0d8, PIN_INPUT_PULLDOWN | MUX_MODE4)	/* usbb1_ulpitll_dat7.usbb1_ulpiphy_dat7 */
118		>;
119	};
120
121	hsusb1phy_pins: pinmux_hsusb1phy_pins {
122		pinctrl-single,pins = <
123			OMAP4_IOPAD(0x08c, PIN_OUTPUT | MUX_MODE3)		/* gpmc_wait1.gpio_62 */
124		>;
125	};
126
127	w2cbw0015_pins: pinmux_w2cbw0015_pins {
128		pinctrl-single,pins = <
129			OMAP4_IOPAD(0x066, PIN_OUTPUT | MUX_MODE3)		/* gpmc_a19.gpio_43 */
130			OMAP4_IOPAD(0x07a, PIN_INPUT | MUX_MODE3)		/* gpmc_ncs3.gpio_53 */
131		>;
132	};
133
134	i2c1_pins: pinmux_i2c1_pins {
135		pinctrl-single,pins = <
136			OMAP4_IOPAD(0x122, PIN_INPUT_PULLUP | MUX_MODE0)	/* i2c1_scl */
137			OMAP4_IOPAD(0x124, PIN_INPUT_PULLUP | MUX_MODE0)	/* i2c1_sda */
138		>;
139	};
140
141	i2c4_pins: pinmux_i2c4_pins {
142		pinctrl-single,pins = <
143			OMAP4_IOPAD(0x12e, PIN_INPUT_PULLUP | MUX_MODE0)	/* i2c4_scl */
144			OMAP4_IOPAD(0x130, PIN_INPUT_PULLUP | MUX_MODE0)	/* i2c4_sda */
145		>;
146	};
147
148	mmc1_pins: pinmux_mmc1_pins {
149		pinctrl-single,pins = <
150			OMAP4_IOPAD(0x0e2, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc1_clk */
151			OMAP4_IOPAD(0x0e4, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmcc1_cmd */
152			OMAP4_IOPAD(0x0e6, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmcc1_dat0 */
153			OMAP4_IOPAD(0x0e8, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc1_dat1 */
154			OMAP4_IOPAD(0x0ea, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc1_dat2 */
155			OMAP4_IOPAD(0x0ec, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc1_dat3 */
156		>;
157	};
158
159	mmc5_pins: pinmux_mmc5_pins {
160		pinctrl-single,pins = <
161			OMAP4_IOPAD(0x148, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc5_clk */
162			OMAP4_IOPAD(0x14a, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmcc5_cmd */
163			OMAP4_IOPAD(0x14c, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmcc5_dat0 */
164			OMAP4_IOPAD(0x14e, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc5_dat1 */
165			OMAP4_IOPAD(0x150, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc5_dat2 */
166			OMAP4_IOPAD(0x152, PIN_INPUT_PULLUP | MUX_MODE0)	/* sdmmc5_dat3 */
167		>;
168	};
169};
170
171/* PMIC */
172&i2c1 {
173	pinctrl-names = "default";
174	pinctrl-0 = <&i2c1_pins>;
175
176	clock-frequency = <400000>;
177
178	twl: twl@48 {
179		reg = <0x48>;
180		interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;		/* IRQ_SYS_1N cascaded to gic */
181	};
182
183	twl6040: twl@4b {
184		compatible = "ti,twl6040";
185		#clock-cells = <0>;
186		reg = <0x4b>;
187		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;		/* IRQ_SYS_2N cascaded to gic */
188		ti,audpwron-gpio = <&gpio6 0 GPIO_ACTIVE_HIGH>;		/* gpio_160 */
189
190		vio-supply = <&v1v8>;
191		v2v1-supply = <&v2v1>;
192		enable-active-high;
193	};
194};
195
196#include "twl6030.dtsi"
197#include "twl6030_omap4.dtsi"
198
199/* on-board bluetooth / WiFi module */
200&i2c4 {
201	pinctrl-names = "default";
202	pinctrl-0 = <&i2c4_pins>;
203
204	clock-frequency = <400000>;
205};
206
207&mcbsp1 {
208	pinctrl-names = "default";
209	pinctrl-0 = <&mcbsp1_pins>;
210	status = "okay";
211};
212
213&mcpdm {
214	pinctrl-names = "default";
215	pinctrl-0 = <&mcpdm_pins>;
216
217	clocks = <&twl6040>;
218	clock-names = "pdmclk";
219
220	status = "okay";
221};
222
223&mmc1 {
224	pinctrl-names = "default";
225	pinctrl-0 = <&mmc1_pins>;
226
227	vmmc-supply = <&vmmc>;
228	ti,bus-width = <4>;
229	ti,non-removable;		/* FIXME: use PMIC_MMC detect */
230};
231
232&mmc2 {
233	status = "disabled";
234};
235
236/* mmc3 is available to the expansion board */
237
238&mmc4 {
239	status = "disabled";
240};
241
242/* on-board WiFi module */
243&mmc5 {
244	pinctrl-names = "default";
245	pinctrl-0 = <&mmc5_pins>;
246
247	vmmc-supply = <&w2cbw0015_vmmc>;
248	ti,bus-width = <4>;
249	ti,non-removable;
250	cap-power-off-card;
251};
252
253&twl_usb_comparator {
254	usb-supply = <&vusb>;
255};
256
257&usb_otg_hs {
258	interface-type = <1>;
259	mode = <3>;
260	power = <50>;
261};
262
263&usbhshost {
264	port1-mode = "ehci-phy";
265};
266
267&usbhsehci {
268	phys = <&hsusb1_phy>;
269};
270