Loading...
1// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
2/* QLogic qed NIC Driver
3 * Copyright (c) 2015-2017 QLogic Corporation
4 * Copyright (c) 2019-2020 Marvell International Ltd.
5 */
6
7#include <linux/types.h>
8#include <asm/byteorder.h>
9#include <linux/bitops.h>
10#include <linux/delay.h>
11#include <linux/dma-mapping.h>
12#include <linux/errno.h>
13#include <linux/io.h>
14#include <linux/kernel.h>
15#include <linux/list.h>
16#include <linux/module.h>
17#include <linux/mutex.h>
18#include <linux/pci.h>
19#include <linux/slab.h>
20#include <linux/spinlock.h>
21#include <linux/string.h>
22#include <linux/if_vlan.h>
23#include "qed.h"
24#include "qed_cxt.h"
25#include "qed_dcbx.h"
26#include "qed_hsi.h"
27#include "qed_hw.h"
28#include "qed_init_ops.h"
29#include "qed_int.h"
30#include "qed_ll2.h"
31#include "qed_mcp.h"
32#include "qed_reg_addr.h"
33#include <linux/qed/qed_rdma_if.h>
34#include "qed_rdma.h"
35#include "qed_roce.h"
36#include "qed_sp.h"
37
38static void qed_roce_free_real_icid(struct qed_hwfn *p_hwfn, u16 icid);
39
40static int qed_roce_async_event(struct qed_hwfn *p_hwfn, u8 fw_event_code,
41 __le16 echo, union event_ring_data *data,
42 u8 fw_return_code)
43{
44 struct qed_rdma_events events = p_hwfn->p_rdma_info->events;
45 union rdma_eqe_data *rdata = &data->rdma_data;
46
47 if (fw_event_code == ROCE_ASYNC_EVENT_DESTROY_QP_DONE) {
48 u16 icid = (u16)le32_to_cpu(rdata->rdma_destroy_qp_data.cid);
49
50 /* icid release in this async event can occur only if the icid
51 * was offloaded to the FW. In case it wasn't offloaded this is
52 * handled in qed_roce_sp_destroy_qp.
53 */
54 qed_roce_free_real_icid(p_hwfn, icid);
55 } else if (fw_event_code == ROCE_ASYNC_EVENT_SRQ_EMPTY ||
56 fw_event_code == ROCE_ASYNC_EVENT_SRQ_LIMIT) {
57 u16 srq_id = (u16)le32_to_cpu(rdata->async_handle.lo);
58
59 events.affiliated_event(events.context, fw_event_code,
60 &srq_id);
61 } else {
62 events.affiliated_event(events.context, fw_event_code,
63 (void *)&rdata->async_handle);
64 }
65
66 return 0;
67}
68
69void qed_roce_stop(struct qed_hwfn *p_hwfn)
70{
71 struct qed_bmap *rcid_map = &p_hwfn->p_rdma_info->real_cid_map;
72 int wait_count = 0;
73
74 /* when destroying a_RoCE QP the control is returned to the user after
75 * the synchronous part. The asynchronous part may take a little longer.
76 * We delay for a short while if an async destroy QP is still expected.
77 * Beyond the added delay we clear the bitmap anyway.
78 */
79 while (!bitmap_empty(rcid_map->bitmap, rcid_map->max_count)) {
80 /* If the HW device is during recovery, all resources are
81 * immediately reset without receiving a per-cid indication
82 * from HW. In this case we don't expect the cid bitmap to be
83 * cleared.
84 */
85 if (p_hwfn->cdev->recov_in_prog)
86 return;
87
88 msleep(100);
89 if (wait_count++ > 20) {
90 DP_NOTICE(p_hwfn, "cid bitmap wait timed out\n");
91 break;
92 }
93 }
94}
95
96static void qed_rdma_copy_gids(struct qed_rdma_qp *qp, __le32 *src_gid,
97 __le32 *dst_gid)
98{
99 u32 i;
100
101 if (qp->roce_mode == ROCE_V2_IPV4) {
102 /* The IPv4 addresses shall be aligned to the highest word.
103 * The lower words must be zero.
104 */
105 memset(src_gid, 0, sizeof(union qed_gid));
106 memset(dst_gid, 0, sizeof(union qed_gid));
107 src_gid[3] = cpu_to_le32(qp->sgid.ipv4_addr);
108 dst_gid[3] = cpu_to_le32(qp->dgid.ipv4_addr);
109 } else {
110 /* GIDs and IPv6 addresses coincide in location and size */
111 for (i = 0; i < ARRAY_SIZE(qp->sgid.dwords); i++) {
112 src_gid[i] = cpu_to_le32(qp->sgid.dwords[i]);
113 dst_gid[i] = cpu_to_le32(qp->dgid.dwords[i]);
114 }
115 }
116}
117
118static enum roce_flavor qed_roce_mode_to_flavor(enum roce_mode roce_mode)
119{
120 switch (roce_mode) {
121 case ROCE_V1:
122 return PLAIN_ROCE;
123 case ROCE_V2_IPV4:
124 return RROCE_IPV4;
125 case ROCE_V2_IPV6:
126 return RROCE_IPV6;
127 default:
128 return MAX_ROCE_FLAVOR;
129 }
130}
131
132static void qed_roce_free_cid_pair(struct qed_hwfn *p_hwfn, u16 cid)
133{
134 spin_lock_bh(&p_hwfn->p_rdma_info->lock);
135 qed_bmap_release_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid);
136 qed_bmap_release_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid + 1);
137 spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
138}
139
140int qed_roce_alloc_cid(struct qed_hwfn *p_hwfn, u16 *cid)
141{
142 struct qed_rdma_info *p_rdma_info = p_hwfn->p_rdma_info;
143 u32 responder_icid;
144 u32 requester_icid;
145 int rc;
146
147 spin_lock_bh(&p_hwfn->p_rdma_info->lock);
148 rc = qed_rdma_bmap_alloc_id(p_hwfn, &p_rdma_info->cid_map,
149 &responder_icid);
150 if (rc) {
151 spin_unlock_bh(&p_rdma_info->lock);
152 return rc;
153 }
154
155 rc = qed_rdma_bmap_alloc_id(p_hwfn, &p_rdma_info->cid_map,
156 &requester_icid);
157
158 spin_unlock_bh(&p_rdma_info->lock);
159 if (rc)
160 goto err;
161
162 /* the two icid's should be adjacent */
163 if ((requester_icid - responder_icid) != 1) {
164 DP_NOTICE(p_hwfn, "Failed to allocate two adjacent qp's'\n");
165 rc = -EINVAL;
166 goto err;
167 }
168
169 responder_icid += qed_cxt_get_proto_cid_start(p_hwfn,
170 p_rdma_info->proto);
171 requester_icid += qed_cxt_get_proto_cid_start(p_hwfn,
172 p_rdma_info->proto);
173
174 /* If these icids require a new ILT line allocate DMA-able context for
175 * an ILT page
176 */
177 rc = qed_cxt_dynamic_ilt_alloc(p_hwfn, QED_ELEM_CXT, responder_icid);
178 if (rc)
179 goto err;
180
181 rc = qed_cxt_dynamic_ilt_alloc(p_hwfn, QED_ELEM_CXT, requester_icid);
182 if (rc)
183 goto err;
184
185 *cid = (u16)responder_icid;
186 return rc;
187
188err:
189 spin_lock_bh(&p_rdma_info->lock);
190 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, responder_icid);
191 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, requester_icid);
192
193 spin_unlock_bh(&p_rdma_info->lock);
194 DP_VERBOSE(p_hwfn, QED_MSG_RDMA,
195 "Allocate CID - failed, rc = %d\n", rc);
196 return rc;
197}
198
199static void qed_roce_set_real_cid(struct qed_hwfn *p_hwfn, u32 cid)
200{
201 spin_lock_bh(&p_hwfn->p_rdma_info->lock);
202 qed_bmap_set_id(p_hwfn, &p_hwfn->p_rdma_info->real_cid_map, cid);
203 spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
204}
205
206static u8 qed_roce_get_qp_tc(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp)
207{
208 u8 pri, tc = 0;
209
210 if (qp->vlan_id) {
211 pri = (qp->vlan_id & VLAN_PRIO_MASK) >> VLAN_PRIO_SHIFT;
212 tc = qed_dcbx_get_priority_tc(p_hwfn, pri);
213 }
214
215 DP_VERBOSE(p_hwfn, QED_MSG_SP,
216 "qp icid %u tc: %u (vlan priority %s)\n",
217 qp->icid, tc, qp->vlan_id ? "enabled" : "disabled");
218
219 return tc;
220}
221
222static int qed_roce_sp_create_responder(struct qed_hwfn *p_hwfn,
223 struct qed_rdma_qp *qp)
224{
225 struct roce_create_qp_resp_ramrod_data *p_ramrod;
226 u16 regular_latency_queue, low_latency_queue;
227 struct qed_sp_init_data init_data;
228 struct qed_spq_entry *p_ent;
229 enum protocol_type proto;
230 u32 flags = 0;
231 int rc;
232 u8 tc;
233
234 if (!qp->has_resp)
235 return 0;
236
237 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
238
239 /* Allocate DMA-able memory for IRQ */
240 qp->irq_num_pages = 1;
241 qp->irq = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
242 RDMA_RING_PAGE_SIZE,
243 &qp->irq_phys_addr, GFP_KERNEL);
244 if (!qp->irq) {
245 rc = -ENOMEM;
246 DP_NOTICE(p_hwfn,
247 "qed create responder failed: cannot allocate memory (irq). rc = %d\n",
248 rc);
249 return rc;
250 }
251
252 /* Get SPQ entry */
253 memset(&init_data, 0, sizeof(init_data));
254 init_data.cid = qp->icid;
255 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
256 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
257
258 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_CREATE_QP,
259 PROTOCOLID_ROCE, &init_data);
260 if (rc)
261 goto err;
262
263 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR,
264 qed_roce_mode_to_flavor(qp->roce_mode));
265
266 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN,
267 qp->incoming_rdma_read_en);
268
269 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN,
270 qp->incoming_rdma_write_en);
271
272 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN,
273 qp->incoming_atomic_en);
274
275 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN,
276 qp->e2e_flow_control_en);
277
278 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG, qp->use_srq);
279
280 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN,
281 qp->fmr_and_reserved_lkey);
282
283 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER,
284 qp->min_rnr_nak_timer);
285
286 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_XRC_FLAG,
287 qed_rdma_is_xrc_qp(qp));
288
289 p_ramrod = &p_ent->ramrod.roce_create_qp_resp;
290 p_ramrod->flags = cpu_to_le32(flags);
291 p_ramrod->max_ird = qp->max_rd_atomic_resp;
292 p_ramrod->traffic_class = qp->traffic_class_tos;
293 p_ramrod->hop_limit = qp->hop_limit_ttl;
294 p_ramrod->irq_num_pages = qp->irq_num_pages;
295 p_ramrod->p_key = cpu_to_le16(qp->pkey);
296 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
297 p_ramrod->dst_qp_id = cpu_to_le32(qp->dest_qp);
298 p_ramrod->mtu = cpu_to_le16(qp->mtu);
299 p_ramrod->initial_psn = cpu_to_le32(qp->rq_psn);
300 p_ramrod->pd = cpu_to_le16(qp->pd);
301 p_ramrod->rq_num_pages = cpu_to_le16(qp->rq_num_pages);
302 DMA_REGPAIR_LE(p_ramrod->rq_pbl_addr, qp->rq_pbl_ptr);
303 DMA_REGPAIR_LE(p_ramrod->irq_pbl_addr, qp->irq_phys_addr);
304 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
305 p_ramrod->qp_handle_for_async.hi = qp->qp_handle_async.hi;
306 p_ramrod->qp_handle_for_async.lo = qp->qp_handle_async.lo;
307 p_ramrod->qp_handle_for_cqe.hi = qp->qp_handle.hi;
308 p_ramrod->qp_handle_for_cqe.lo = qp->qp_handle.lo;
309 p_ramrod->cq_cid = cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) |
310 qp->rq_cq_id);
311 p_ramrod->xrc_domain = cpu_to_le16(qp->xrcd_id);
312
313 tc = qed_roce_get_qp_tc(p_hwfn, qp);
314 regular_latency_queue = qed_get_cm_pq_idx_ofld_mtc(p_hwfn, tc);
315 low_latency_queue = qed_get_cm_pq_idx_llt_mtc(p_hwfn, tc);
316 DP_VERBOSE(p_hwfn, QED_MSG_SP,
317 "qp icid %u pqs: regular_latency %u low_latency %u\n",
318 qp->icid, regular_latency_queue - CM_TX_PQ_BASE,
319 low_latency_queue - CM_TX_PQ_BASE);
320 p_ramrod->regular_latency_phy_queue =
321 cpu_to_le16(regular_latency_queue);
322 p_ramrod->low_latency_phy_queue =
323 cpu_to_le16(low_latency_queue);
324
325 p_ramrod->dpi = cpu_to_le16(qp->dpi);
326
327 qed_rdma_set_fw_mac(p_ramrod->remote_mac_addr, qp->remote_mac_addr);
328 qed_rdma_set_fw_mac(p_ramrod->local_mac_addr, qp->local_mac_addr);
329
330 p_ramrod->udp_src_port = cpu_to_le16(qp->udp_src_port);
331 p_ramrod->vlan_id = cpu_to_le16(qp->vlan_id);
332 p_ramrod->srq_id.srq_idx = cpu_to_le16(qp->srq_id);
333 p_ramrod->srq_id.opaque_fid = cpu_to_le16(p_hwfn->hw_info.opaque_fid);
334
335 p_ramrod->stats_counter_id = RESC_START(p_hwfn, QED_RDMA_STATS_QUEUE) +
336 qp->stats_queue;
337
338 rc = qed_spq_post(p_hwfn, p_ent, NULL);
339 if (rc)
340 goto err;
341
342 qp->resp_offloaded = true;
343 qp->cq_prod = 0;
344
345 proto = p_hwfn->p_rdma_info->proto;
346 qed_roce_set_real_cid(p_hwfn, qp->icid -
347 qed_cxt_get_proto_cid_start(p_hwfn, proto));
348
349 return rc;
350
351err:
352 DP_NOTICE(p_hwfn, "create responder - failed, rc = %d\n", rc);
353 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
354 qp->irq_num_pages * RDMA_RING_PAGE_SIZE,
355 qp->irq, qp->irq_phys_addr);
356
357 return rc;
358}
359
360static int qed_roce_sp_create_requester(struct qed_hwfn *p_hwfn,
361 struct qed_rdma_qp *qp)
362{
363 struct roce_create_qp_req_ramrod_data *p_ramrod;
364 u16 regular_latency_queue, low_latency_queue;
365 struct qed_sp_init_data init_data;
366 struct qed_spq_entry *p_ent;
367 enum protocol_type proto;
368 u16 flags = 0;
369 int rc;
370 u8 tc;
371
372 if (!qp->has_req)
373 return 0;
374
375 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
376
377 /* Allocate DMA-able memory for ORQ */
378 qp->orq_num_pages = 1;
379 qp->orq = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
380 RDMA_RING_PAGE_SIZE,
381 &qp->orq_phys_addr, GFP_KERNEL);
382 if (!qp->orq) {
383 rc = -ENOMEM;
384 DP_NOTICE(p_hwfn,
385 "qed create requester failed: cannot allocate memory (orq). rc = %d\n",
386 rc);
387 return rc;
388 }
389
390 /* Get SPQ entry */
391 memset(&init_data, 0, sizeof(init_data));
392 init_data.cid = qp->icid + 1;
393 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
394 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
395
396 rc = qed_sp_init_request(p_hwfn, &p_ent,
397 ROCE_RAMROD_CREATE_QP,
398 PROTOCOLID_ROCE, &init_data);
399 if (rc)
400 goto err;
401
402 SET_FIELD(flags, ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR,
403 qed_roce_mode_to_flavor(qp->roce_mode));
404
405 SET_FIELD(flags, ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN,
406 qp->fmr_and_reserved_lkey);
407
408 SET_FIELD(flags, ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP,
409 qp->signal_all);
410
411 SET_FIELD(flags, ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT,
412 qp->retry_cnt);
413
414 SET_FIELD(flags, ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT,
415 qp->rnr_retry_cnt);
416
417 SET_FIELD(flags, ROCE_CREATE_QP_REQ_RAMROD_DATA_XRC_FLAG,
418 qed_rdma_is_xrc_qp(qp));
419
420 p_ramrod = &p_ent->ramrod.roce_create_qp_req;
421 p_ramrod->flags = cpu_to_le16(flags);
422
423 SET_FIELD(p_ramrod->flags2, ROCE_CREATE_QP_REQ_RAMROD_DATA_EDPM_MODE,
424 qp->edpm_mode);
425
426 p_ramrod->max_ord = qp->max_rd_atomic_req;
427 p_ramrod->traffic_class = qp->traffic_class_tos;
428 p_ramrod->hop_limit = qp->hop_limit_ttl;
429 p_ramrod->orq_num_pages = qp->orq_num_pages;
430 p_ramrod->p_key = cpu_to_le16(qp->pkey);
431 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
432 p_ramrod->dst_qp_id = cpu_to_le32(qp->dest_qp);
433 p_ramrod->ack_timeout_val = cpu_to_le32(qp->ack_timeout);
434 p_ramrod->mtu = cpu_to_le16(qp->mtu);
435 p_ramrod->initial_psn = cpu_to_le32(qp->sq_psn);
436 p_ramrod->pd = cpu_to_le16(qp->pd);
437 p_ramrod->sq_num_pages = cpu_to_le16(qp->sq_num_pages);
438 DMA_REGPAIR_LE(p_ramrod->sq_pbl_addr, qp->sq_pbl_ptr);
439 DMA_REGPAIR_LE(p_ramrod->orq_pbl_addr, qp->orq_phys_addr);
440 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
441 p_ramrod->qp_handle_for_async.hi = qp->qp_handle_async.hi;
442 p_ramrod->qp_handle_for_async.lo = qp->qp_handle_async.lo;
443 p_ramrod->qp_handle_for_cqe.hi = qp->qp_handle.hi;
444 p_ramrod->qp_handle_for_cqe.lo = qp->qp_handle.lo;
445 p_ramrod->cq_cid =
446 cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) | qp->sq_cq_id);
447
448 tc = qed_roce_get_qp_tc(p_hwfn, qp);
449 regular_latency_queue = qed_get_cm_pq_idx_ofld_mtc(p_hwfn, tc);
450 low_latency_queue = qed_get_cm_pq_idx_llt_mtc(p_hwfn, tc);
451 DP_VERBOSE(p_hwfn, QED_MSG_SP,
452 "qp icid %u pqs: regular_latency %u low_latency %u\n",
453 qp->icid, regular_latency_queue - CM_TX_PQ_BASE,
454 low_latency_queue - CM_TX_PQ_BASE);
455 p_ramrod->regular_latency_phy_queue =
456 cpu_to_le16(regular_latency_queue);
457 p_ramrod->low_latency_phy_queue =
458 cpu_to_le16(low_latency_queue);
459
460 p_ramrod->dpi = cpu_to_le16(qp->dpi);
461
462 qed_rdma_set_fw_mac(p_ramrod->remote_mac_addr, qp->remote_mac_addr);
463 qed_rdma_set_fw_mac(p_ramrod->local_mac_addr, qp->local_mac_addr);
464
465 p_ramrod->udp_src_port = cpu_to_le16(qp->udp_src_port);
466 p_ramrod->vlan_id = cpu_to_le16(qp->vlan_id);
467 p_ramrod->stats_counter_id = RESC_START(p_hwfn, QED_RDMA_STATS_QUEUE) +
468 qp->stats_queue;
469
470 rc = qed_spq_post(p_hwfn, p_ent, NULL);
471 if (rc)
472 goto err;
473
474 qp->req_offloaded = true;
475 proto = p_hwfn->p_rdma_info->proto;
476 qed_roce_set_real_cid(p_hwfn,
477 qp->icid + 1 -
478 qed_cxt_get_proto_cid_start(p_hwfn, proto));
479
480 return rc;
481
482err:
483 DP_NOTICE(p_hwfn, "Create requested - failed, rc = %d\n", rc);
484 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
485 qp->orq_num_pages * RDMA_RING_PAGE_SIZE,
486 qp->orq, qp->orq_phys_addr);
487 return rc;
488}
489
490static int qed_roce_sp_modify_responder(struct qed_hwfn *p_hwfn,
491 struct qed_rdma_qp *qp,
492 bool move_to_err, u32 modify_flags)
493{
494 struct roce_modify_qp_resp_ramrod_data *p_ramrod;
495 struct qed_sp_init_data init_data;
496 struct qed_spq_entry *p_ent;
497 u16 flags = 0;
498 int rc;
499
500 if (!qp->has_resp)
501 return 0;
502
503 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
504
505 if (move_to_err && !qp->resp_offloaded)
506 return 0;
507
508 /* Get SPQ entry */
509 memset(&init_data, 0, sizeof(init_data));
510 init_data.cid = qp->icid;
511 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
512 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
513
514 rc = qed_sp_init_request(p_hwfn, &p_ent,
515 ROCE_EVENT_MODIFY_QP,
516 PROTOCOLID_ROCE, &init_data);
517 if (rc) {
518 DP_NOTICE(p_hwfn, "rc = %d\n", rc);
519 return rc;
520 }
521
522 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG,
523 !!move_to_err);
524
525 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN,
526 qp->incoming_rdma_read_en);
527
528 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN,
529 qp->incoming_rdma_write_en);
530
531 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN,
532 qp->incoming_atomic_en);
533
534 SET_FIELD(flags, ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN,
535 qp->e2e_flow_control_en);
536
537 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG,
538 GET_FIELD(modify_flags,
539 QED_RDMA_MODIFY_QP_VALID_RDMA_OPS_EN));
540
541 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG,
542 GET_FIELD(modify_flags, QED_ROCE_MODIFY_QP_VALID_PKEY));
543
544 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG,
545 GET_FIELD(modify_flags,
546 QED_ROCE_MODIFY_QP_VALID_ADDRESS_VECTOR));
547
548 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG,
549 GET_FIELD(modify_flags,
550 QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_RESP));
551
552 SET_FIELD(flags, ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG,
553 GET_FIELD(modify_flags,
554 QED_ROCE_MODIFY_QP_VALID_MIN_RNR_NAK_TIMER));
555
556 p_ramrod = &p_ent->ramrod.roce_modify_qp_resp;
557 p_ramrod->flags = cpu_to_le16(flags);
558
559 p_ramrod->fields = 0;
560 SET_FIELD(p_ramrod->fields,
561 ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER,
562 qp->min_rnr_nak_timer);
563
564 p_ramrod->max_ird = qp->max_rd_atomic_resp;
565 p_ramrod->traffic_class = qp->traffic_class_tos;
566 p_ramrod->hop_limit = qp->hop_limit_ttl;
567 p_ramrod->p_key = cpu_to_le16(qp->pkey);
568 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
569 p_ramrod->mtu = cpu_to_le16(qp->mtu);
570 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
571 rc = qed_spq_post(p_hwfn, p_ent, NULL);
572
573 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Modify responder, rc = %d\n", rc);
574 return rc;
575}
576
577static int qed_roce_sp_modify_requester(struct qed_hwfn *p_hwfn,
578 struct qed_rdma_qp *qp,
579 bool move_to_sqd,
580 bool move_to_err, u32 modify_flags)
581{
582 struct roce_modify_qp_req_ramrod_data *p_ramrod;
583 struct qed_sp_init_data init_data;
584 struct qed_spq_entry *p_ent;
585 u16 flags = 0;
586 int rc;
587
588 if (!qp->has_req)
589 return 0;
590
591 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
592
593 if (move_to_err && !(qp->req_offloaded))
594 return 0;
595
596 /* Get SPQ entry */
597 memset(&init_data, 0, sizeof(init_data));
598 init_data.cid = qp->icid + 1;
599 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
600 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
601
602 rc = qed_sp_init_request(p_hwfn, &p_ent,
603 ROCE_EVENT_MODIFY_QP,
604 PROTOCOLID_ROCE, &init_data);
605 if (rc) {
606 DP_NOTICE(p_hwfn, "rc = %d\n", rc);
607 return rc;
608 }
609
610 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG,
611 !!move_to_err);
612
613 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG,
614 !!move_to_sqd);
615
616 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY,
617 qp->sqd_async);
618
619 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG,
620 GET_FIELD(modify_flags, QED_ROCE_MODIFY_QP_VALID_PKEY));
621
622 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG,
623 GET_FIELD(modify_flags,
624 QED_ROCE_MODIFY_QP_VALID_ADDRESS_VECTOR));
625
626 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG,
627 GET_FIELD(modify_flags,
628 QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_REQ));
629
630 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG,
631 GET_FIELD(modify_flags,
632 QED_ROCE_MODIFY_QP_VALID_RNR_RETRY_CNT));
633
634 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG,
635 GET_FIELD(modify_flags, QED_ROCE_MODIFY_QP_VALID_RETRY_CNT));
636
637 SET_FIELD(flags, ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG,
638 GET_FIELD(modify_flags,
639 QED_ROCE_MODIFY_QP_VALID_ACK_TIMEOUT));
640
641 p_ramrod = &p_ent->ramrod.roce_modify_qp_req;
642 p_ramrod->flags = cpu_to_le16(flags);
643
644 p_ramrod->fields = 0;
645 SET_FIELD(p_ramrod->fields,
646 ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT, qp->retry_cnt);
647 SET_FIELD(p_ramrod->fields, ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT,
648 qp->rnr_retry_cnt);
649
650 p_ramrod->max_ord = qp->max_rd_atomic_req;
651 p_ramrod->traffic_class = qp->traffic_class_tos;
652 p_ramrod->hop_limit = qp->hop_limit_ttl;
653 p_ramrod->p_key = cpu_to_le16(qp->pkey);
654 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
655 p_ramrod->ack_timeout_val = cpu_to_le32(qp->ack_timeout);
656 p_ramrod->mtu = cpu_to_le16(qp->mtu);
657 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
658 rc = qed_spq_post(p_hwfn, p_ent, NULL);
659
660 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Modify requester, rc = %d\n", rc);
661 return rc;
662}
663
664static int qed_roce_sp_destroy_qp_responder(struct qed_hwfn *p_hwfn,
665 struct qed_rdma_qp *qp,
666 u32 *cq_prod)
667{
668 struct roce_destroy_qp_resp_output_params *p_ramrod_res;
669 struct roce_destroy_qp_resp_ramrod_data *p_ramrod;
670 struct qed_sp_init_data init_data;
671 struct qed_spq_entry *p_ent;
672 dma_addr_t ramrod_res_phys;
673 int rc;
674
675 if (!qp->has_resp) {
676 *cq_prod = 0;
677 return 0;
678 }
679
680 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
681 *cq_prod = qp->cq_prod;
682
683 if (!qp->resp_offloaded) {
684 /* If a responder was never offload, we need to free the cids
685 * allocated in create_qp as a FW async event will never arrive
686 */
687 u32 cid;
688
689 cid = qp->icid -
690 qed_cxt_get_proto_cid_start(p_hwfn,
691 p_hwfn->p_rdma_info->proto);
692 qed_roce_free_cid_pair(p_hwfn, (u16)cid);
693
694 return 0;
695 }
696
697 /* Get SPQ entry */
698 memset(&init_data, 0, sizeof(init_data));
699 init_data.cid = qp->icid;
700 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
701 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
702
703 rc = qed_sp_init_request(p_hwfn, &p_ent,
704 ROCE_RAMROD_DESTROY_QP,
705 PROTOCOLID_ROCE, &init_data);
706 if (rc)
707 return rc;
708
709 p_ramrod = &p_ent->ramrod.roce_destroy_qp_resp;
710
711 p_ramrod_res = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
712 sizeof(*p_ramrod_res),
713 &ramrod_res_phys, GFP_KERNEL);
714
715 if (!p_ramrod_res) {
716 rc = -ENOMEM;
717 DP_NOTICE(p_hwfn,
718 "qed destroy responder failed: cannot allocate memory (ramrod). rc = %d\n",
719 rc);
720 qed_sp_destroy_request(p_hwfn, p_ent);
721 return rc;
722 }
723
724 DMA_REGPAIR_LE(p_ramrod->output_params_addr, ramrod_res_phys);
725
726 rc = qed_spq_post(p_hwfn, p_ent, NULL);
727 if (rc)
728 goto err;
729
730 *cq_prod = le32_to_cpu(p_ramrod_res->cq_prod);
731 qp->cq_prod = *cq_prod;
732
733 /* Free IRQ - only if ramrod succeeded, in case FW is still using it */
734 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
735 qp->irq_num_pages * RDMA_RING_PAGE_SIZE,
736 qp->irq, qp->irq_phys_addr);
737
738 qp->resp_offloaded = false;
739
740 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Destroy responder, rc = %d\n", rc);
741
742err:
743 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
744 sizeof(struct roce_destroy_qp_resp_output_params),
745 p_ramrod_res, ramrod_res_phys);
746
747 return rc;
748}
749
750static int qed_roce_sp_destroy_qp_requester(struct qed_hwfn *p_hwfn,
751 struct qed_rdma_qp *qp)
752{
753 struct roce_destroy_qp_req_output_params *p_ramrod_res;
754 struct roce_destroy_qp_req_ramrod_data *p_ramrod;
755 struct qed_sp_init_data init_data;
756 struct qed_spq_entry *p_ent;
757 dma_addr_t ramrod_res_phys;
758 int rc = -ENOMEM;
759
760 if (!qp->has_req)
761 return 0;
762
763 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
764
765 if (!qp->req_offloaded)
766 return 0;
767
768 p_ramrod_res = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
769 sizeof(*p_ramrod_res),
770 &ramrod_res_phys, GFP_KERNEL);
771 if (!p_ramrod_res) {
772 DP_NOTICE(p_hwfn,
773 "qed destroy requester failed: cannot allocate memory (ramrod)\n");
774 return rc;
775 }
776
777 /* Get SPQ entry */
778 memset(&init_data, 0, sizeof(init_data));
779 init_data.cid = qp->icid + 1;
780 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
781 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
782
783 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_DESTROY_QP,
784 PROTOCOLID_ROCE, &init_data);
785 if (rc)
786 goto err;
787
788 p_ramrod = &p_ent->ramrod.roce_destroy_qp_req;
789 DMA_REGPAIR_LE(p_ramrod->output_params_addr, ramrod_res_phys);
790
791 rc = qed_spq_post(p_hwfn, p_ent, NULL);
792 if (rc)
793 goto err;
794
795 /* Free ORQ - only if ramrod succeeded, in case FW is still using it */
796 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
797 qp->orq_num_pages * RDMA_RING_PAGE_SIZE,
798 qp->orq, qp->orq_phys_addr);
799
800 qp->req_offloaded = false;
801
802 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Destroy requester, rc = %d\n", rc);
803
804err:
805 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_ramrod_res),
806 p_ramrod_res, ramrod_res_phys);
807
808 return rc;
809}
810
811int qed_roce_query_qp(struct qed_hwfn *p_hwfn,
812 struct qed_rdma_qp *qp,
813 struct qed_rdma_query_qp_out_params *out_params)
814{
815 struct roce_query_qp_resp_output_params *p_resp_ramrod_res;
816 struct roce_query_qp_req_output_params *p_req_ramrod_res;
817 struct roce_query_qp_resp_ramrod_data *p_resp_ramrod;
818 struct roce_query_qp_req_ramrod_data *p_req_ramrod;
819 struct qed_sp_init_data init_data;
820 dma_addr_t resp_ramrod_res_phys;
821 dma_addr_t req_ramrod_res_phys;
822 struct qed_spq_entry *p_ent;
823 bool rq_err_state;
824 bool sq_err_state;
825 bool sq_draining;
826 int rc = -ENOMEM;
827
828 if ((!(qp->resp_offloaded)) && (!(qp->req_offloaded))) {
829 /* We can't send ramrod to the fw since this qp wasn't offloaded
830 * to the fw yet
831 */
832 out_params->draining = false;
833 out_params->rq_psn = qp->rq_psn;
834 out_params->sq_psn = qp->sq_psn;
835 out_params->state = qp->cur_state;
836
837 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "No QPs as no offload\n");
838 return 0;
839 }
840
841 if (!(qp->resp_offloaded)) {
842 DP_NOTICE(p_hwfn,
843 "The responder's qp should be offloaded before requester's\n");
844 return -EINVAL;
845 }
846
847 /* Send a query responder ramrod to FW to get RQ-PSN and state */
848 p_resp_ramrod_res =
849 dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
850 sizeof(*p_resp_ramrod_res),
851 &resp_ramrod_res_phys, GFP_KERNEL);
852 if (!p_resp_ramrod_res) {
853 DP_NOTICE(p_hwfn,
854 "qed query qp failed: cannot allocate memory (ramrod)\n");
855 return rc;
856 }
857
858 /* Get SPQ entry */
859 memset(&init_data, 0, sizeof(init_data));
860 init_data.cid = qp->icid;
861 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
862 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
863 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_QUERY_QP,
864 PROTOCOLID_ROCE, &init_data);
865 if (rc)
866 goto err_resp;
867
868 p_resp_ramrod = &p_ent->ramrod.roce_query_qp_resp;
869 DMA_REGPAIR_LE(p_resp_ramrod->output_params_addr, resp_ramrod_res_phys);
870
871 rc = qed_spq_post(p_hwfn, p_ent, NULL);
872 if (rc)
873 goto err_resp;
874
875 out_params->rq_psn = le32_to_cpu(p_resp_ramrod_res->psn);
876 rq_err_state = GET_FIELD(le32_to_cpu(p_resp_ramrod_res->flags),
877 ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG);
878
879 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_resp_ramrod_res),
880 p_resp_ramrod_res, resp_ramrod_res_phys);
881
882 if (!(qp->req_offloaded)) {
883 /* Don't send query qp for the requester */
884 out_params->sq_psn = qp->sq_psn;
885 out_params->draining = false;
886
887 if (rq_err_state)
888 qp->cur_state = QED_ROCE_QP_STATE_ERR;
889
890 out_params->state = qp->cur_state;
891
892 return 0;
893 }
894
895 /* Send a query requester ramrod to FW to get SQ-PSN and state */
896 p_req_ramrod_res = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
897 sizeof(*p_req_ramrod_res),
898 &req_ramrod_res_phys,
899 GFP_KERNEL);
900 if (!p_req_ramrod_res) {
901 rc = -ENOMEM;
902 DP_NOTICE(p_hwfn,
903 "qed query qp failed: cannot allocate memory (ramrod)\n");
904 return rc;
905 }
906
907 /* Get SPQ entry */
908 init_data.cid = qp->icid + 1;
909 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_QUERY_QP,
910 PROTOCOLID_ROCE, &init_data);
911 if (rc)
912 goto err_req;
913
914 p_req_ramrod = &p_ent->ramrod.roce_query_qp_req;
915 DMA_REGPAIR_LE(p_req_ramrod->output_params_addr, req_ramrod_res_phys);
916
917 rc = qed_spq_post(p_hwfn, p_ent, NULL);
918 if (rc)
919 goto err_req;
920
921 out_params->sq_psn = le32_to_cpu(p_req_ramrod_res->psn);
922 sq_err_state = GET_FIELD(le32_to_cpu(p_req_ramrod_res->flags),
923 ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG);
924 sq_draining =
925 GET_FIELD(le32_to_cpu(p_req_ramrod_res->flags),
926 ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG);
927
928 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_req_ramrod_res),
929 p_req_ramrod_res, req_ramrod_res_phys);
930
931 out_params->draining = false;
932
933 if (rq_err_state || sq_err_state)
934 qp->cur_state = QED_ROCE_QP_STATE_ERR;
935 else if (sq_draining)
936 out_params->draining = true;
937 out_params->state = qp->cur_state;
938
939 return 0;
940
941err_req:
942 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_req_ramrod_res),
943 p_req_ramrod_res, req_ramrod_res_phys);
944 return rc;
945err_resp:
946 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_resp_ramrod_res),
947 p_resp_ramrod_res, resp_ramrod_res_phys);
948 return rc;
949}
950
951int qed_roce_destroy_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp)
952{
953 u32 cq_prod;
954 int rc;
955
956 /* Destroys the specified QP */
957 if ((qp->cur_state != QED_ROCE_QP_STATE_RESET) &&
958 (qp->cur_state != QED_ROCE_QP_STATE_ERR) &&
959 (qp->cur_state != QED_ROCE_QP_STATE_INIT)) {
960 DP_NOTICE(p_hwfn,
961 "QP must be in error, reset or init state before destroying it\n");
962 return -EINVAL;
963 }
964
965 if (qp->cur_state != QED_ROCE_QP_STATE_RESET) {
966 rc = qed_roce_sp_destroy_qp_responder(p_hwfn, qp,
967 &cq_prod);
968 if (rc)
969 return rc;
970
971 /* Send destroy requester ramrod */
972 rc = qed_roce_sp_destroy_qp_requester(p_hwfn, qp);
973 if (rc)
974 return rc;
975 }
976
977 return 0;
978}
979
980int qed_roce_modify_qp(struct qed_hwfn *p_hwfn,
981 struct qed_rdma_qp *qp,
982 enum qed_roce_qp_state prev_state,
983 struct qed_rdma_modify_qp_in_params *params)
984{
985 int rc = 0;
986
987 /* Perform additional operations according to the current state and the
988 * next state
989 */
990 if (((prev_state == QED_ROCE_QP_STATE_INIT) ||
991 (prev_state == QED_ROCE_QP_STATE_RESET)) &&
992 (qp->cur_state == QED_ROCE_QP_STATE_RTR)) {
993 /* Init->RTR or Reset->RTR */
994 rc = qed_roce_sp_create_responder(p_hwfn, qp);
995 return rc;
996 } else if ((prev_state == QED_ROCE_QP_STATE_RTR) &&
997 (qp->cur_state == QED_ROCE_QP_STATE_RTS)) {
998 /* RTR-> RTS */
999 rc = qed_roce_sp_create_requester(p_hwfn, qp);
1000 if (rc)
1001 return rc;
1002
1003 /* Send modify responder ramrod */
1004 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1005 params->modify_flags);
1006 return rc;
1007 } else if ((prev_state == QED_ROCE_QP_STATE_RTS) &&
1008 (qp->cur_state == QED_ROCE_QP_STATE_RTS)) {
1009 /* RTS->RTS */
1010 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1011 params->modify_flags);
1012 if (rc)
1013 return rc;
1014
1015 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, false,
1016 params->modify_flags);
1017 return rc;
1018 } else if ((prev_state == QED_ROCE_QP_STATE_RTS) &&
1019 (qp->cur_state == QED_ROCE_QP_STATE_SQD)) {
1020 /* RTS->SQD */
1021 rc = qed_roce_sp_modify_requester(p_hwfn, qp, true, false,
1022 params->modify_flags);
1023 return rc;
1024 } else if ((prev_state == QED_ROCE_QP_STATE_SQD) &&
1025 (qp->cur_state == QED_ROCE_QP_STATE_SQD)) {
1026 /* SQD->SQD */
1027 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1028 params->modify_flags);
1029 if (rc)
1030 return rc;
1031
1032 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, false,
1033 params->modify_flags);
1034 return rc;
1035 } else if ((prev_state == QED_ROCE_QP_STATE_SQD) &&
1036 (qp->cur_state == QED_ROCE_QP_STATE_RTS)) {
1037 /* SQD->RTS */
1038 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1039 params->modify_flags);
1040 if (rc)
1041 return rc;
1042
1043 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, false,
1044 params->modify_flags);
1045
1046 return rc;
1047 } else if (qp->cur_state == QED_ROCE_QP_STATE_ERR) {
1048 /* ->ERR */
1049 rc = qed_roce_sp_modify_responder(p_hwfn, qp, true,
1050 params->modify_flags);
1051 if (rc)
1052 return rc;
1053
1054 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, true,
1055 params->modify_flags);
1056 return rc;
1057 } else if (qp->cur_state == QED_ROCE_QP_STATE_RESET) {
1058 /* Any state -> RESET */
1059 u32 cq_prod;
1060
1061 /* Send destroy responder ramrod */
1062 rc = qed_roce_sp_destroy_qp_responder(p_hwfn,
1063 qp,
1064 &cq_prod);
1065
1066 if (rc)
1067 return rc;
1068
1069 qp->cq_prod = cq_prod;
1070
1071 rc = qed_roce_sp_destroy_qp_requester(p_hwfn, qp);
1072 } else {
1073 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "0\n");
1074 }
1075
1076 return rc;
1077}
1078
1079static void qed_roce_free_real_icid(struct qed_hwfn *p_hwfn, u16 icid)
1080{
1081 struct qed_rdma_info *p_rdma_info = p_hwfn->p_rdma_info;
1082 u32 start_cid, cid, xcid;
1083
1084 /* an even icid belongs to a responder while an odd icid belongs to a
1085 * requester. The 'cid' received as an input can be either. We calculate
1086 * the "partner" icid and call it xcid. Only if both are free then the
1087 * "cid" map can be cleared.
1088 */
1089 start_cid = qed_cxt_get_proto_cid_start(p_hwfn, p_rdma_info->proto);
1090 cid = icid - start_cid;
1091 xcid = cid ^ 1;
1092
1093 spin_lock_bh(&p_rdma_info->lock);
1094
1095 qed_bmap_release_id(p_hwfn, &p_rdma_info->real_cid_map, cid);
1096 if (qed_bmap_test_id(p_hwfn, &p_rdma_info->real_cid_map, xcid) == 0) {
1097 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, cid);
1098 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, xcid);
1099 }
1100
1101 spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
1102}
1103
1104void qed_roce_dpm_dcbx(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
1105{
1106 u8 val;
1107
1108 /* if any QPs are already active, we want to disable DPM, since their
1109 * context information contains information from before the latest DCBx
1110 * update. Otherwise enable it.
1111 */
1112 val = qed_rdma_allocated_qps(p_hwfn) ? true : false;
1113 p_hwfn->dcbx_no_edpm = (u8)val;
1114
1115 qed_rdma_dpm_conf(p_hwfn, p_ptt);
1116}
1117
1118int qed_roce_setup(struct qed_hwfn *p_hwfn)
1119{
1120 return qed_spq_register_async_cb(p_hwfn, PROTOCOLID_ROCE,
1121 qed_roce_async_event);
1122}
1123
1124int qed_roce_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
1125{
1126 u32 ll2_ethertype_en;
1127
1128 qed_wr(p_hwfn, p_ptt, PRS_REG_ROCE_DEST_QP_MAX_PF, 0);
1129
1130 p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_ROCE;
1131
1132 ll2_ethertype_en = qed_rd(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN);
1133 qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN,
1134 (ll2_ethertype_en | 0x01));
1135
1136 if (qed_cxt_get_proto_cid_start(p_hwfn, PROTOCOLID_ROCE) % 2) {
1137 DP_NOTICE(p_hwfn, "The first RoCE's cid should be even\n");
1138 return -EINVAL;
1139 }
1140
1141 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW - Done\n");
1142 return 0;
1143}
1/* QLogic qed NIC Driver
2 * Copyright (c) 2015-2017 QLogic Corporation
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and /or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32#include <linux/types.h>
33#include <asm/byteorder.h>
34#include <linux/bitops.h>
35#include <linux/delay.h>
36#include <linux/dma-mapping.h>
37#include <linux/errno.h>
38#include <linux/io.h>
39#include <linux/kernel.h>
40#include <linux/list.h>
41#include <linux/module.h>
42#include <linux/mutex.h>
43#include <linux/pci.h>
44#include <linux/slab.h>
45#include <linux/spinlock.h>
46#include <linux/string.h>
47#include "qed.h"
48#include "qed_cxt.h"
49#include "qed_hsi.h"
50#include "qed_hw.h"
51#include "qed_init_ops.h"
52#include "qed_int.h"
53#include "qed_ll2.h"
54#include "qed_mcp.h"
55#include "qed_reg_addr.h"
56#include <linux/qed/qed_rdma_if.h>
57#include "qed_rdma.h"
58#include "qed_roce.h"
59#include "qed_sp.h"
60
61static void qed_roce_free_real_icid(struct qed_hwfn *p_hwfn, u16 icid);
62
63static int
64qed_roce_async_event(struct qed_hwfn *p_hwfn,
65 u8 fw_event_code,
66 u16 echo, union event_ring_data *data, u8 fw_return_code)
67{
68 if (fw_event_code == ROCE_ASYNC_EVENT_DESTROY_QP_DONE) {
69 u16 icid =
70 (u16)le32_to_cpu(data->rdma_data.rdma_destroy_qp_data.cid);
71
72 /* icid release in this async event can occur only if the icid
73 * was offloaded to the FW. In case it wasn't offloaded this is
74 * handled in qed_roce_sp_destroy_qp.
75 */
76 qed_roce_free_real_icid(p_hwfn, icid);
77 } else {
78 struct qed_rdma_events *events = &p_hwfn->p_rdma_info->events;
79
80 events->affiliated_event(p_hwfn->p_rdma_info->events.context,
81 fw_event_code,
82 (void *)&data->rdma_data.async_handle);
83 }
84
85 return 0;
86}
87
88void qed_roce_stop(struct qed_hwfn *p_hwfn)
89{
90 struct qed_bmap *rcid_map = &p_hwfn->p_rdma_info->real_cid_map;
91 int wait_count = 0;
92
93 /* when destroying a_RoCE QP the control is returned to the user after
94 * the synchronous part. The asynchronous part may take a little longer.
95 * We delay for a short while if an async destroy QP is still expected.
96 * Beyond the added delay we clear the bitmap anyway.
97 */
98 while (bitmap_weight(rcid_map->bitmap, rcid_map->max_count)) {
99 msleep(100);
100 if (wait_count++ > 20) {
101 DP_NOTICE(p_hwfn, "cid bitmap wait timed out\n");
102 break;
103 }
104 }
105 qed_spq_unregister_async_cb(p_hwfn, PROTOCOLID_ROCE);
106}
107
108static void qed_rdma_copy_gids(struct qed_rdma_qp *qp, __le32 *src_gid,
109 __le32 *dst_gid)
110{
111 u32 i;
112
113 if (qp->roce_mode == ROCE_V2_IPV4) {
114 /* The IPv4 addresses shall be aligned to the highest word.
115 * The lower words must be zero.
116 */
117 memset(src_gid, 0, sizeof(union qed_gid));
118 memset(dst_gid, 0, sizeof(union qed_gid));
119 src_gid[3] = cpu_to_le32(qp->sgid.ipv4_addr);
120 dst_gid[3] = cpu_to_le32(qp->dgid.ipv4_addr);
121 } else {
122 /* GIDs and IPv6 addresses coincide in location and size */
123 for (i = 0; i < ARRAY_SIZE(qp->sgid.dwords); i++) {
124 src_gid[i] = cpu_to_le32(qp->sgid.dwords[i]);
125 dst_gid[i] = cpu_to_le32(qp->dgid.dwords[i]);
126 }
127 }
128}
129
130static enum roce_flavor qed_roce_mode_to_flavor(enum roce_mode roce_mode)
131{
132 enum roce_flavor flavor;
133
134 switch (roce_mode) {
135 case ROCE_V1:
136 flavor = PLAIN_ROCE;
137 break;
138 case ROCE_V2_IPV4:
139 flavor = RROCE_IPV4;
140 break;
141 case ROCE_V2_IPV6:
142 flavor = ROCE_V2_IPV6;
143 break;
144 default:
145 flavor = MAX_ROCE_MODE;
146 break;
147 }
148 return flavor;
149}
150
151void qed_roce_free_cid_pair(struct qed_hwfn *p_hwfn, u16 cid)
152{
153 spin_lock_bh(&p_hwfn->p_rdma_info->lock);
154 qed_bmap_release_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid);
155 qed_bmap_release_id(p_hwfn, &p_hwfn->p_rdma_info->cid_map, cid + 1);
156 spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
157}
158
159int qed_roce_alloc_cid(struct qed_hwfn *p_hwfn, u16 *cid)
160{
161 struct qed_rdma_info *p_rdma_info = p_hwfn->p_rdma_info;
162 u32 responder_icid;
163 u32 requester_icid;
164 int rc;
165
166 spin_lock_bh(&p_hwfn->p_rdma_info->lock);
167 rc = qed_rdma_bmap_alloc_id(p_hwfn, &p_rdma_info->cid_map,
168 &responder_icid);
169 if (rc) {
170 spin_unlock_bh(&p_rdma_info->lock);
171 return rc;
172 }
173
174 rc = qed_rdma_bmap_alloc_id(p_hwfn, &p_rdma_info->cid_map,
175 &requester_icid);
176
177 spin_unlock_bh(&p_rdma_info->lock);
178 if (rc)
179 goto err;
180
181 /* the two icid's should be adjacent */
182 if ((requester_icid - responder_icid) != 1) {
183 DP_NOTICE(p_hwfn, "Failed to allocate two adjacent qp's'\n");
184 rc = -EINVAL;
185 goto err;
186 }
187
188 responder_icid += qed_cxt_get_proto_cid_start(p_hwfn,
189 p_rdma_info->proto);
190 requester_icid += qed_cxt_get_proto_cid_start(p_hwfn,
191 p_rdma_info->proto);
192
193 /* If these icids require a new ILT line allocate DMA-able context for
194 * an ILT page
195 */
196 rc = qed_cxt_dynamic_ilt_alloc(p_hwfn, QED_ELEM_CXT, responder_icid);
197 if (rc)
198 goto err;
199
200 rc = qed_cxt_dynamic_ilt_alloc(p_hwfn, QED_ELEM_CXT, requester_icid);
201 if (rc)
202 goto err;
203
204 *cid = (u16)responder_icid;
205 return rc;
206
207err:
208 spin_lock_bh(&p_rdma_info->lock);
209 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, responder_icid);
210 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, requester_icid);
211
212 spin_unlock_bh(&p_rdma_info->lock);
213 DP_VERBOSE(p_hwfn, QED_MSG_RDMA,
214 "Allocate CID - failed, rc = %d\n", rc);
215 return rc;
216}
217
218static void qed_roce_set_real_cid(struct qed_hwfn *p_hwfn, u32 cid)
219{
220 spin_lock_bh(&p_hwfn->p_rdma_info->lock);
221 qed_bmap_set_id(p_hwfn, &p_hwfn->p_rdma_info->real_cid_map, cid);
222 spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
223}
224
225static int qed_roce_sp_create_responder(struct qed_hwfn *p_hwfn,
226 struct qed_rdma_qp *qp)
227{
228 struct roce_create_qp_resp_ramrod_data *p_ramrod;
229 struct qed_sp_init_data init_data;
230 enum roce_flavor roce_flavor;
231 struct qed_spq_entry *p_ent;
232 u16 regular_latency_queue;
233 enum protocol_type proto;
234 int rc;
235
236 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
237
238 /* Allocate DMA-able memory for IRQ */
239 qp->irq_num_pages = 1;
240 qp->irq = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
241 RDMA_RING_PAGE_SIZE,
242 &qp->irq_phys_addr, GFP_KERNEL);
243 if (!qp->irq) {
244 rc = -ENOMEM;
245 DP_NOTICE(p_hwfn,
246 "qed create responder failed: cannot allocate memory (irq). rc = %d\n",
247 rc);
248 return rc;
249 }
250
251 /* Get SPQ entry */
252 memset(&init_data, 0, sizeof(init_data));
253 init_data.cid = qp->icid;
254 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
255 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
256
257 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_CREATE_QP,
258 PROTOCOLID_ROCE, &init_data);
259 if (rc)
260 goto err;
261
262 p_ramrod = &p_ent->ramrod.roce_create_qp_resp;
263
264 p_ramrod->flags = 0;
265
266 roce_flavor = qed_roce_mode_to_flavor(qp->roce_mode);
267 SET_FIELD(p_ramrod->flags,
268 ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR, roce_flavor);
269
270 SET_FIELD(p_ramrod->flags,
271 ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN,
272 qp->incoming_rdma_read_en);
273
274 SET_FIELD(p_ramrod->flags,
275 ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN,
276 qp->incoming_rdma_write_en);
277
278 SET_FIELD(p_ramrod->flags,
279 ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN,
280 qp->incoming_atomic_en);
281
282 SET_FIELD(p_ramrod->flags,
283 ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN,
284 qp->e2e_flow_control_en);
285
286 SET_FIELD(p_ramrod->flags,
287 ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG, qp->use_srq);
288
289 SET_FIELD(p_ramrod->flags,
290 ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN,
291 qp->fmr_and_reserved_lkey);
292
293 SET_FIELD(p_ramrod->flags,
294 ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER,
295 qp->min_rnr_nak_timer);
296
297 p_ramrod->max_ird = qp->max_rd_atomic_resp;
298 p_ramrod->traffic_class = qp->traffic_class_tos;
299 p_ramrod->hop_limit = qp->hop_limit_ttl;
300 p_ramrod->irq_num_pages = qp->irq_num_pages;
301 p_ramrod->p_key = cpu_to_le16(qp->pkey);
302 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
303 p_ramrod->dst_qp_id = cpu_to_le32(qp->dest_qp);
304 p_ramrod->mtu = cpu_to_le16(qp->mtu);
305 p_ramrod->initial_psn = cpu_to_le32(qp->rq_psn);
306 p_ramrod->pd = cpu_to_le16(qp->pd);
307 p_ramrod->rq_num_pages = cpu_to_le16(qp->rq_num_pages);
308 DMA_REGPAIR_LE(p_ramrod->rq_pbl_addr, qp->rq_pbl_ptr);
309 DMA_REGPAIR_LE(p_ramrod->irq_pbl_addr, qp->irq_phys_addr);
310 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
311 p_ramrod->qp_handle_for_async.hi = cpu_to_le32(qp->qp_handle_async.hi);
312 p_ramrod->qp_handle_for_async.lo = cpu_to_le32(qp->qp_handle_async.lo);
313 p_ramrod->qp_handle_for_cqe.hi = cpu_to_le32(qp->qp_handle.hi);
314 p_ramrod->qp_handle_for_cqe.lo = cpu_to_le32(qp->qp_handle.lo);
315 p_ramrod->cq_cid = cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) |
316 qp->rq_cq_id);
317
318 regular_latency_queue = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OFLD);
319
320 p_ramrod->regular_latency_phy_queue =
321 cpu_to_le16(regular_latency_queue);
322 p_ramrod->low_latency_phy_queue =
323 cpu_to_le16(regular_latency_queue);
324
325 p_ramrod->dpi = cpu_to_le16(qp->dpi);
326
327 qed_rdma_set_fw_mac(p_ramrod->remote_mac_addr, qp->remote_mac_addr);
328 qed_rdma_set_fw_mac(p_ramrod->local_mac_addr, qp->local_mac_addr);
329
330 p_ramrod->udp_src_port = qp->udp_src_port;
331 p_ramrod->vlan_id = cpu_to_le16(qp->vlan_id);
332 p_ramrod->srq_id.srq_idx = cpu_to_le16(qp->srq_id);
333 p_ramrod->srq_id.opaque_fid = cpu_to_le16(p_hwfn->hw_info.opaque_fid);
334
335 p_ramrod->stats_counter_id = RESC_START(p_hwfn, QED_RDMA_STATS_QUEUE) +
336 qp->stats_queue;
337
338 rc = qed_spq_post(p_hwfn, p_ent, NULL);
339
340 DP_VERBOSE(p_hwfn, QED_MSG_RDMA,
341 "rc = %d regular physical queue = 0x%x\n", rc,
342 regular_latency_queue);
343
344 if (rc)
345 goto err;
346
347 qp->resp_offloaded = true;
348 qp->cq_prod = 0;
349
350 proto = p_hwfn->p_rdma_info->proto;
351 qed_roce_set_real_cid(p_hwfn, qp->icid -
352 qed_cxt_get_proto_cid_start(p_hwfn, proto));
353
354 return rc;
355
356err:
357 DP_NOTICE(p_hwfn, "create responder - failed, rc = %d\n", rc);
358 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
359 qp->irq_num_pages * RDMA_RING_PAGE_SIZE,
360 qp->irq, qp->irq_phys_addr);
361
362 return rc;
363}
364
365static int qed_roce_sp_create_requester(struct qed_hwfn *p_hwfn,
366 struct qed_rdma_qp *qp)
367{
368 struct roce_create_qp_req_ramrod_data *p_ramrod;
369 struct qed_sp_init_data init_data;
370 enum roce_flavor roce_flavor;
371 struct qed_spq_entry *p_ent;
372 u16 regular_latency_queue;
373 enum protocol_type proto;
374 int rc;
375
376 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
377
378 /* Allocate DMA-able memory for ORQ */
379 qp->orq_num_pages = 1;
380 qp->orq = dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
381 RDMA_RING_PAGE_SIZE,
382 &qp->orq_phys_addr, GFP_KERNEL);
383 if (!qp->orq) {
384 rc = -ENOMEM;
385 DP_NOTICE(p_hwfn,
386 "qed create requester failed: cannot allocate memory (orq). rc = %d\n",
387 rc);
388 return rc;
389 }
390
391 /* Get SPQ entry */
392 memset(&init_data, 0, sizeof(init_data));
393 init_data.cid = qp->icid + 1;
394 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
395 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
396
397 rc = qed_sp_init_request(p_hwfn, &p_ent,
398 ROCE_RAMROD_CREATE_QP,
399 PROTOCOLID_ROCE, &init_data);
400 if (rc)
401 goto err;
402
403 p_ramrod = &p_ent->ramrod.roce_create_qp_req;
404
405 p_ramrod->flags = 0;
406
407 roce_flavor = qed_roce_mode_to_flavor(qp->roce_mode);
408 SET_FIELD(p_ramrod->flags,
409 ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR, roce_flavor);
410
411 SET_FIELD(p_ramrod->flags,
412 ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN,
413 qp->fmr_and_reserved_lkey);
414
415 SET_FIELD(p_ramrod->flags,
416 ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP, qp->signal_all);
417
418 SET_FIELD(p_ramrod->flags,
419 ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT, qp->retry_cnt);
420
421 SET_FIELD(p_ramrod->flags,
422 ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT,
423 qp->rnr_retry_cnt);
424
425 p_ramrod->max_ord = qp->max_rd_atomic_req;
426 p_ramrod->traffic_class = qp->traffic_class_tos;
427 p_ramrod->hop_limit = qp->hop_limit_ttl;
428 p_ramrod->orq_num_pages = qp->orq_num_pages;
429 p_ramrod->p_key = cpu_to_le16(qp->pkey);
430 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
431 p_ramrod->dst_qp_id = cpu_to_le32(qp->dest_qp);
432 p_ramrod->ack_timeout_val = cpu_to_le32(qp->ack_timeout);
433 p_ramrod->mtu = cpu_to_le16(qp->mtu);
434 p_ramrod->initial_psn = cpu_to_le32(qp->sq_psn);
435 p_ramrod->pd = cpu_to_le16(qp->pd);
436 p_ramrod->sq_num_pages = cpu_to_le16(qp->sq_num_pages);
437 DMA_REGPAIR_LE(p_ramrod->sq_pbl_addr, qp->sq_pbl_ptr);
438 DMA_REGPAIR_LE(p_ramrod->orq_pbl_addr, qp->orq_phys_addr);
439 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
440 p_ramrod->qp_handle_for_async.hi = cpu_to_le32(qp->qp_handle_async.hi);
441 p_ramrod->qp_handle_for_async.lo = cpu_to_le32(qp->qp_handle_async.lo);
442 p_ramrod->qp_handle_for_cqe.hi = cpu_to_le32(qp->qp_handle.hi);
443 p_ramrod->qp_handle_for_cqe.lo = cpu_to_le32(qp->qp_handle.lo);
444 p_ramrod->cq_cid =
445 cpu_to_le32((p_hwfn->hw_info.opaque_fid << 16) | qp->sq_cq_id);
446
447 regular_latency_queue = qed_get_cm_pq_idx(p_hwfn, PQ_FLAGS_OFLD);
448
449 p_ramrod->regular_latency_phy_queue =
450 cpu_to_le16(regular_latency_queue);
451 p_ramrod->low_latency_phy_queue =
452 cpu_to_le16(regular_latency_queue);
453
454 p_ramrod->dpi = cpu_to_le16(qp->dpi);
455
456 qed_rdma_set_fw_mac(p_ramrod->remote_mac_addr, qp->remote_mac_addr);
457 qed_rdma_set_fw_mac(p_ramrod->local_mac_addr, qp->local_mac_addr);
458
459 p_ramrod->udp_src_port = qp->udp_src_port;
460 p_ramrod->vlan_id = cpu_to_le16(qp->vlan_id);
461 p_ramrod->stats_counter_id = RESC_START(p_hwfn, QED_RDMA_STATS_QUEUE) +
462 qp->stats_queue;
463
464 rc = qed_spq_post(p_hwfn, p_ent, NULL);
465
466 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "rc = %d\n", rc);
467
468 if (rc)
469 goto err;
470
471 qp->req_offloaded = true;
472 proto = p_hwfn->p_rdma_info->proto;
473 qed_roce_set_real_cid(p_hwfn,
474 qp->icid + 1 -
475 qed_cxt_get_proto_cid_start(p_hwfn, proto));
476
477 return rc;
478
479err:
480 DP_NOTICE(p_hwfn, "Create requested - failed, rc = %d\n", rc);
481 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
482 qp->orq_num_pages * RDMA_RING_PAGE_SIZE,
483 qp->orq, qp->orq_phys_addr);
484 return rc;
485}
486
487static int qed_roce_sp_modify_responder(struct qed_hwfn *p_hwfn,
488 struct qed_rdma_qp *qp,
489 bool move_to_err, u32 modify_flags)
490{
491 struct roce_modify_qp_resp_ramrod_data *p_ramrod;
492 struct qed_sp_init_data init_data;
493 struct qed_spq_entry *p_ent;
494 int rc;
495
496 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
497
498 if (move_to_err && !qp->resp_offloaded)
499 return 0;
500
501 /* Get SPQ entry */
502 memset(&init_data, 0, sizeof(init_data));
503 init_data.cid = qp->icid;
504 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
505 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
506
507 rc = qed_sp_init_request(p_hwfn, &p_ent,
508 ROCE_EVENT_MODIFY_QP,
509 PROTOCOLID_ROCE, &init_data);
510 if (rc) {
511 DP_NOTICE(p_hwfn, "rc = %d\n", rc);
512 return rc;
513 }
514
515 p_ramrod = &p_ent->ramrod.roce_modify_qp_resp;
516
517 p_ramrod->flags = 0;
518
519 SET_FIELD(p_ramrod->flags,
520 ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG, move_to_err);
521
522 SET_FIELD(p_ramrod->flags,
523 ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN,
524 qp->incoming_rdma_read_en);
525
526 SET_FIELD(p_ramrod->flags,
527 ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN,
528 qp->incoming_rdma_write_en);
529
530 SET_FIELD(p_ramrod->flags,
531 ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN,
532 qp->incoming_atomic_en);
533
534 SET_FIELD(p_ramrod->flags,
535 ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN,
536 qp->e2e_flow_control_en);
537
538 SET_FIELD(p_ramrod->flags,
539 ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG,
540 GET_FIELD(modify_flags,
541 QED_RDMA_MODIFY_QP_VALID_RDMA_OPS_EN));
542
543 SET_FIELD(p_ramrod->flags,
544 ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG,
545 GET_FIELD(modify_flags, QED_ROCE_MODIFY_QP_VALID_PKEY));
546
547 SET_FIELD(p_ramrod->flags,
548 ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG,
549 GET_FIELD(modify_flags,
550 QED_ROCE_MODIFY_QP_VALID_ADDRESS_VECTOR));
551
552 SET_FIELD(p_ramrod->flags,
553 ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG,
554 GET_FIELD(modify_flags,
555 QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_RESP));
556
557 SET_FIELD(p_ramrod->flags,
558 ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG,
559 GET_FIELD(modify_flags,
560 QED_ROCE_MODIFY_QP_VALID_MIN_RNR_NAK_TIMER));
561
562 p_ramrod->fields = 0;
563 SET_FIELD(p_ramrod->fields,
564 ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER,
565 qp->min_rnr_nak_timer);
566
567 p_ramrod->max_ird = qp->max_rd_atomic_resp;
568 p_ramrod->traffic_class = qp->traffic_class_tos;
569 p_ramrod->hop_limit = qp->hop_limit_ttl;
570 p_ramrod->p_key = cpu_to_le16(qp->pkey);
571 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
572 p_ramrod->mtu = cpu_to_le16(qp->mtu);
573 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
574 rc = qed_spq_post(p_hwfn, p_ent, NULL);
575
576 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Modify responder, rc = %d\n", rc);
577 return rc;
578}
579
580static int qed_roce_sp_modify_requester(struct qed_hwfn *p_hwfn,
581 struct qed_rdma_qp *qp,
582 bool move_to_sqd,
583 bool move_to_err, u32 modify_flags)
584{
585 struct roce_modify_qp_req_ramrod_data *p_ramrod;
586 struct qed_sp_init_data init_data;
587 struct qed_spq_entry *p_ent;
588 int rc;
589
590 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
591
592 if (move_to_err && !(qp->req_offloaded))
593 return 0;
594
595 /* Get SPQ entry */
596 memset(&init_data, 0, sizeof(init_data));
597 init_data.cid = qp->icid + 1;
598 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
599 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
600
601 rc = qed_sp_init_request(p_hwfn, &p_ent,
602 ROCE_EVENT_MODIFY_QP,
603 PROTOCOLID_ROCE, &init_data);
604 if (rc) {
605 DP_NOTICE(p_hwfn, "rc = %d\n", rc);
606 return rc;
607 }
608
609 p_ramrod = &p_ent->ramrod.roce_modify_qp_req;
610
611 p_ramrod->flags = 0;
612
613 SET_FIELD(p_ramrod->flags,
614 ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG, move_to_err);
615
616 SET_FIELD(p_ramrod->flags,
617 ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG, move_to_sqd);
618
619 SET_FIELD(p_ramrod->flags,
620 ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY,
621 qp->sqd_async);
622
623 SET_FIELD(p_ramrod->flags,
624 ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG,
625 GET_FIELD(modify_flags, QED_ROCE_MODIFY_QP_VALID_PKEY));
626
627 SET_FIELD(p_ramrod->flags,
628 ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG,
629 GET_FIELD(modify_flags,
630 QED_ROCE_MODIFY_QP_VALID_ADDRESS_VECTOR));
631
632 SET_FIELD(p_ramrod->flags,
633 ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG,
634 GET_FIELD(modify_flags,
635 QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_REQ));
636
637 SET_FIELD(p_ramrod->flags,
638 ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG,
639 GET_FIELD(modify_flags,
640 QED_ROCE_MODIFY_QP_VALID_RNR_RETRY_CNT));
641
642 SET_FIELD(p_ramrod->flags,
643 ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG,
644 GET_FIELD(modify_flags, QED_ROCE_MODIFY_QP_VALID_RETRY_CNT));
645
646 SET_FIELD(p_ramrod->flags,
647 ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG,
648 GET_FIELD(modify_flags,
649 QED_ROCE_MODIFY_QP_VALID_ACK_TIMEOUT));
650
651 p_ramrod->fields = 0;
652 SET_FIELD(p_ramrod->fields,
653 ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT, qp->retry_cnt);
654
655 SET_FIELD(p_ramrod->fields,
656 ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT,
657 qp->rnr_retry_cnt);
658
659 p_ramrod->max_ord = qp->max_rd_atomic_req;
660 p_ramrod->traffic_class = qp->traffic_class_tos;
661 p_ramrod->hop_limit = qp->hop_limit_ttl;
662 p_ramrod->p_key = cpu_to_le16(qp->pkey);
663 p_ramrod->flow_label = cpu_to_le32(qp->flow_label);
664 p_ramrod->ack_timeout_val = cpu_to_le32(qp->ack_timeout);
665 p_ramrod->mtu = cpu_to_le16(qp->mtu);
666 qed_rdma_copy_gids(qp, p_ramrod->src_gid, p_ramrod->dst_gid);
667 rc = qed_spq_post(p_hwfn, p_ent, NULL);
668
669 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Modify requester, rc = %d\n", rc);
670 return rc;
671}
672
673static int qed_roce_sp_destroy_qp_responder(struct qed_hwfn *p_hwfn,
674 struct qed_rdma_qp *qp,
675 u32 *num_invalidated_mw,
676 u32 *cq_prod)
677{
678 struct roce_destroy_qp_resp_output_params *p_ramrod_res;
679 struct roce_destroy_qp_resp_ramrod_data *p_ramrod;
680 struct qed_sp_init_data init_data;
681 struct qed_spq_entry *p_ent;
682 dma_addr_t ramrod_res_phys;
683 int rc;
684
685 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
686
687 *num_invalidated_mw = 0;
688 *cq_prod = qp->cq_prod;
689
690 if (!qp->resp_offloaded) {
691 /* If a responder was never offload, we need to free the cids
692 * allocated in create_qp as a FW async event will never arrive
693 */
694 u32 cid;
695
696 cid = qp->icid -
697 qed_cxt_get_proto_cid_start(p_hwfn,
698 p_hwfn->p_rdma_info->proto);
699 qed_roce_free_cid_pair(p_hwfn, (u16)cid);
700
701 return 0;
702 }
703
704 /* Get SPQ entry */
705 memset(&init_data, 0, sizeof(init_data));
706 init_data.cid = qp->icid;
707 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
708 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
709
710 rc = qed_sp_init_request(p_hwfn, &p_ent,
711 ROCE_RAMROD_DESTROY_QP,
712 PROTOCOLID_ROCE, &init_data);
713 if (rc)
714 return rc;
715
716 p_ramrod = &p_ent->ramrod.roce_destroy_qp_resp;
717
718 p_ramrod_res = (struct roce_destroy_qp_resp_output_params *)
719 dma_alloc_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_ramrod_res),
720 &ramrod_res_phys, GFP_KERNEL);
721
722 if (!p_ramrod_res) {
723 rc = -ENOMEM;
724 DP_NOTICE(p_hwfn,
725 "qed destroy responder failed: cannot allocate memory (ramrod). rc = %d\n",
726 rc);
727 return rc;
728 }
729
730 DMA_REGPAIR_LE(p_ramrod->output_params_addr, ramrod_res_phys);
731
732 rc = qed_spq_post(p_hwfn, p_ent, NULL);
733 if (rc)
734 goto err;
735
736 *num_invalidated_mw = le32_to_cpu(p_ramrod_res->num_invalidated_mw);
737 *cq_prod = le32_to_cpu(p_ramrod_res->cq_prod);
738 qp->cq_prod = *cq_prod;
739
740 /* Free IRQ - only if ramrod succeeded, in case FW is still using it */
741 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
742 qp->irq_num_pages * RDMA_RING_PAGE_SIZE,
743 qp->irq, qp->irq_phys_addr);
744
745 qp->resp_offloaded = false;
746
747 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Destroy responder, rc = %d\n", rc);
748
749err:
750 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
751 sizeof(struct roce_destroy_qp_resp_output_params),
752 p_ramrod_res, ramrod_res_phys);
753
754 return rc;
755}
756
757static int qed_roce_sp_destroy_qp_requester(struct qed_hwfn *p_hwfn,
758 struct qed_rdma_qp *qp,
759 u32 *num_bound_mw)
760{
761 struct roce_destroy_qp_req_output_params *p_ramrod_res;
762 struct roce_destroy_qp_req_ramrod_data *p_ramrod;
763 struct qed_sp_init_data init_data;
764 struct qed_spq_entry *p_ent;
765 dma_addr_t ramrod_res_phys;
766 int rc = -ENOMEM;
767
768 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "icid = %08x\n", qp->icid);
769
770 if (!qp->req_offloaded)
771 return 0;
772
773 p_ramrod_res = (struct roce_destroy_qp_req_output_params *)
774 dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
775 sizeof(*p_ramrod_res),
776 &ramrod_res_phys, GFP_KERNEL);
777 if (!p_ramrod_res) {
778 DP_NOTICE(p_hwfn,
779 "qed destroy requester failed: cannot allocate memory (ramrod)\n");
780 return rc;
781 }
782
783 /* Get SPQ entry */
784 memset(&init_data, 0, sizeof(init_data));
785 init_data.cid = qp->icid + 1;
786 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
787 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
788
789 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_DESTROY_QP,
790 PROTOCOLID_ROCE, &init_data);
791 if (rc)
792 goto err;
793
794 p_ramrod = &p_ent->ramrod.roce_destroy_qp_req;
795 DMA_REGPAIR_LE(p_ramrod->output_params_addr, ramrod_res_phys);
796
797 rc = qed_spq_post(p_hwfn, p_ent, NULL);
798 if (rc)
799 goto err;
800
801 *num_bound_mw = le32_to_cpu(p_ramrod_res->num_bound_mw);
802
803 /* Free ORQ - only if ramrod succeeded, in case FW is still using it */
804 dma_free_coherent(&p_hwfn->cdev->pdev->dev,
805 qp->orq_num_pages * RDMA_RING_PAGE_SIZE,
806 qp->orq, qp->orq_phys_addr);
807
808 qp->req_offloaded = false;
809
810 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Destroy requester, rc = %d\n", rc);
811
812err:
813 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_ramrod_res),
814 p_ramrod_res, ramrod_res_phys);
815
816 return rc;
817}
818
819int qed_roce_query_qp(struct qed_hwfn *p_hwfn,
820 struct qed_rdma_qp *qp,
821 struct qed_rdma_query_qp_out_params *out_params)
822{
823 struct roce_query_qp_resp_output_params *p_resp_ramrod_res;
824 struct roce_query_qp_req_output_params *p_req_ramrod_res;
825 struct roce_query_qp_resp_ramrod_data *p_resp_ramrod;
826 struct roce_query_qp_req_ramrod_data *p_req_ramrod;
827 struct qed_sp_init_data init_data;
828 dma_addr_t resp_ramrod_res_phys;
829 dma_addr_t req_ramrod_res_phys;
830 struct qed_spq_entry *p_ent;
831 bool rq_err_state;
832 bool sq_err_state;
833 bool sq_draining;
834 int rc = -ENOMEM;
835
836 if ((!(qp->resp_offloaded)) && (!(qp->req_offloaded))) {
837 /* We can't send ramrod to the fw since this qp wasn't offloaded
838 * to the fw yet
839 */
840 out_params->draining = false;
841 out_params->rq_psn = qp->rq_psn;
842 out_params->sq_psn = qp->sq_psn;
843 out_params->state = qp->cur_state;
844
845 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "No QPs as no offload\n");
846 return 0;
847 }
848
849 if (!(qp->resp_offloaded)) {
850 DP_NOTICE(p_hwfn,
851 "The responder's qp should be offloaded before requester's\n");
852 return -EINVAL;
853 }
854
855 /* Send a query responder ramrod to FW to get RQ-PSN and state */
856 p_resp_ramrod_res = (struct roce_query_qp_resp_output_params *)
857 dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
858 sizeof(*p_resp_ramrod_res),
859 &resp_ramrod_res_phys, GFP_KERNEL);
860 if (!p_resp_ramrod_res) {
861 DP_NOTICE(p_hwfn,
862 "qed query qp failed: cannot allocate memory (ramrod)\n");
863 return rc;
864 }
865
866 /* Get SPQ entry */
867 memset(&init_data, 0, sizeof(init_data));
868 init_data.cid = qp->icid;
869 init_data.opaque_fid = p_hwfn->hw_info.opaque_fid;
870 init_data.comp_mode = QED_SPQ_MODE_EBLOCK;
871 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_QUERY_QP,
872 PROTOCOLID_ROCE, &init_data);
873 if (rc)
874 goto err_resp;
875
876 p_resp_ramrod = &p_ent->ramrod.roce_query_qp_resp;
877 DMA_REGPAIR_LE(p_resp_ramrod->output_params_addr, resp_ramrod_res_phys);
878
879 rc = qed_spq_post(p_hwfn, p_ent, NULL);
880 if (rc)
881 goto err_resp;
882
883 out_params->rq_psn = le32_to_cpu(p_resp_ramrod_res->psn);
884 rq_err_state = GET_FIELD(le32_to_cpu(p_resp_ramrod_res->err_flag),
885 ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG);
886
887 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_resp_ramrod_res),
888 p_resp_ramrod_res, resp_ramrod_res_phys);
889
890 if (!(qp->req_offloaded)) {
891 /* Don't send query qp for the requester */
892 out_params->sq_psn = qp->sq_psn;
893 out_params->draining = false;
894
895 if (rq_err_state)
896 qp->cur_state = QED_ROCE_QP_STATE_ERR;
897
898 out_params->state = qp->cur_state;
899
900 return 0;
901 }
902
903 /* Send a query requester ramrod to FW to get SQ-PSN and state */
904 p_req_ramrod_res = (struct roce_query_qp_req_output_params *)
905 dma_alloc_coherent(&p_hwfn->cdev->pdev->dev,
906 sizeof(*p_req_ramrod_res),
907 &req_ramrod_res_phys,
908 GFP_KERNEL);
909 if (!p_req_ramrod_res) {
910 rc = -ENOMEM;
911 DP_NOTICE(p_hwfn,
912 "qed query qp failed: cannot allocate memory (ramrod)\n");
913 return rc;
914 }
915
916 /* Get SPQ entry */
917 init_data.cid = qp->icid + 1;
918 rc = qed_sp_init_request(p_hwfn, &p_ent, ROCE_RAMROD_QUERY_QP,
919 PROTOCOLID_ROCE, &init_data);
920 if (rc)
921 goto err_req;
922
923 p_req_ramrod = &p_ent->ramrod.roce_query_qp_req;
924 DMA_REGPAIR_LE(p_req_ramrod->output_params_addr, req_ramrod_res_phys);
925
926 rc = qed_spq_post(p_hwfn, p_ent, NULL);
927 if (rc)
928 goto err_req;
929
930 out_params->sq_psn = le32_to_cpu(p_req_ramrod_res->psn);
931 sq_err_state = GET_FIELD(le32_to_cpu(p_req_ramrod_res->flags),
932 ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG);
933 sq_draining =
934 GET_FIELD(le32_to_cpu(p_req_ramrod_res->flags),
935 ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG);
936
937 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_req_ramrod_res),
938 p_req_ramrod_res, req_ramrod_res_phys);
939
940 out_params->draining = false;
941
942 if (rq_err_state || sq_err_state)
943 qp->cur_state = QED_ROCE_QP_STATE_ERR;
944 else if (sq_draining)
945 out_params->draining = true;
946 out_params->state = qp->cur_state;
947
948 return 0;
949
950err_req:
951 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_req_ramrod_res),
952 p_req_ramrod_res, req_ramrod_res_phys);
953 return rc;
954err_resp:
955 dma_free_coherent(&p_hwfn->cdev->pdev->dev, sizeof(*p_resp_ramrod_res),
956 p_resp_ramrod_res, resp_ramrod_res_phys);
957 return rc;
958}
959
960int qed_roce_destroy_qp(struct qed_hwfn *p_hwfn, struct qed_rdma_qp *qp)
961{
962 u32 num_invalidated_mw = 0;
963 u32 num_bound_mw = 0;
964 u32 cq_prod;
965 int rc;
966
967 /* Destroys the specified QP */
968 if ((qp->cur_state != QED_ROCE_QP_STATE_RESET) &&
969 (qp->cur_state != QED_ROCE_QP_STATE_ERR) &&
970 (qp->cur_state != QED_ROCE_QP_STATE_INIT)) {
971 DP_NOTICE(p_hwfn,
972 "QP must be in error, reset or init state before destroying it\n");
973 return -EINVAL;
974 }
975
976 if (qp->cur_state != QED_ROCE_QP_STATE_RESET) {
977 rc = qed_roce_sp_destroy_qp_responder(p_hwfn, qp,
978 &num_invalidated_mw,
979 &cq_prod);
980 if (rc)
981 return rc;
982
983 /* Send destroy requester ramrod */
984 rc = qed_roce_sp_destroy_qp_requester(p_hwfn, qp,
985 &num_bound_mw);
986 if (rc)
987 return rc;
988
989 if (num_invalidated_mw != num_bound_mw) {
990 DP_NOTICE(p_hwfn,
991 "number of invalidate memory windows is different from bounded ones\n");
992 return -EINVAL;
993 }
994 }
995
996 return 0;
997}
998
999int qed_roce_modify_qp(struct qed_hwfn *p_hwfn,
1000 struct qed_rdma_qp *qp,
1001 enum qed_roce_qp_state prev_state,
1002 struct qed_rdma_modify_qp_in_params *params)
1003{
1004 u32 num_invalidated_mw = 0, num_bound_mw = 0;
1005 int rc = 0;
1006
1007 /* Perform additional operations according to the current state and the
1008 * next state
1009 */
1010 if (((prev_state == QED_ROCE_QP_STATE_INIT) ||
1011 (prev_state == QED_ROCE_QP_STATE_RESET)) &&
1012 (qp->cur_state == QED_ROCE_QP_STATE_RTR)) {
1013 /* Init->RTR or Reset->RTR */
1014 rc = qed_roce_sp_create_responder(p_hwfn, qp);
1015 return rc;
1016 } else if ((prev_state == QED_ROCE_QP_STATE_RTR) &&
1017 (qp->cur_state == QED_ROCE_QP_STATE_RTS)) {
1018 /* RTR-> RTS */
1019 rc = qed_roce_sp_create_requester(p_hwfn, qp);
1020 if (rc)
1021 return rc;
1022
1023 /* Send modify responder ramrod */
1024 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1025 params->modify_flags);
1026 return rc;
1027 } else if ((prev_state == QED_ROCE_QP_STATE_RTS) &&
1028 (qp->cur_state == QED_ROCE_QP_STATE_RTS)) {
1029 /* RTS->RTS */
1030 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1031 params->modify_flags);
1032 if (rc)
1033 return rc;
1034
1035 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, false,
1036 params->modify_flags);
1037 return rc;
1038 } else if ((prev_state == QED_ROCE_QP_STATE_RTS) &&
1039 (qp->cur_state == QED_ROCE_QP_STATE_SQD)) {
1040 /* RTS->SQD */
1041 rc = qed_roce_sp_modify_requester(p_hwfn, qp, true, false,
1042 params->modify_flags);
1043 return rc;
1044 } else if ((prev_state == QED_ROCE_QP_STATE_SQD) &&
1045 (qp->cur_state == QED_ROCE_QP_STATE_SQD)) {
1046 /* SQD->SQD */
1047 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1048 params->modify_flags);
1049 if (rc)
1050 return rc;
1051
1052 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, false,
1053 params->modify_flags);
1054 return rc;
1055 } else if ((prev_state == QED_ROCE_QP_STATE_SQD) &&
1056 (qp->cur_state == QED_ROCE_QP_STATE_RTS)) {
1057 /* SQD->RTS */
1058 rc = qed_roce_sp_modify_responder(p_hwfn, qp, false,
1059 params->modify_flags);
1060 if (rc)
1061 return rc;
1062
1063 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, false,
1064 params->modify_flags);
1065
1066 return rc;
1067 } else if (qp->cur_state == QED_ROCE_QP_STATE_ERR) {
1068 /* ->ERR */
1069 rc = qed_roce_sp_modify_responder(p_hwfn, qp, true,
1070 params->modify_flags);
1071 if (rc)
1072 return rc;
1073
1074 rc = qed_roce_sp_modify_requester(p_hwfn, qp, false, true,
1075 params->modify_flags);
1076 return rc;
1077 } else if (qp->cur_state == QED_ROCE_QP_STATE_RESET) {
1078 /* Any state -> RESET */
1079 u32 cq_prod;
1080
1081 /* Send destroy responder ramrod */
1082 rc = qed_roce_sp_destroy_qp_responder(p_hwfn,
1083 qp,
1084 &num_invalidated_mw,
1085 &cq_prod);
1086
1087 if (rc)
1088 return rc;
1089
1090 qp->cq_prod = cq_prod;
1091
1092 rc = qed_roce_sp_destroy_qp_requester(p_hwfn, qp,
1093 &num_bound_mw);
1094
1095 if (num_invalidated_mw != num_bound_mw) {
1096 DP_NOTICE(p_hwfn,
1097 "number of invalidate memory windows is different from bounded ones\n");
1098 return -EINVAL;
1099 }
1100 } else {
1101 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "0\n");
1102 }
1103
1104 return rc;
1105}
1106
1107static void qed_roce_free_real_icid(struct qed_hwfn *p_hwfn, u16 icid)
1108{
1109 struct qed_rdma_info *p_rdma_info = p_hwfn->p_rdma_info;
1110 u32 start_cid, cid, xcid;
1111
1112 /* an even icid belongs to a responder while an odd icid belongs to a
1113 * requester. The 'cid' received as an input can be either. We calculate
1114 * the "partner" icid and call it xcid. Only if both are free then the
1115 * "cid" map can be cleared.
1116 */
1117 start_cid = qed_cxt_get_proto_cid_start(p_hwfn, p_rdma_info->proto);
1118 cid = icid - start_cid;
1119 xcid = cid ^ 1;
1120
1121 spin_lock_bh(&p_rdma_info->lock);
1122
1123 qed_bmap_release_id(p_hwfn, &p_rdma_info->real_cid_map, cid);
1124 if (qed_bmap_test_id(p_hwfn, &p_rdma_info->real_cid_map, xcid) == 0) {
1125 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, cid);
1126 qed_bmap_release_id(p_hwfn, &p_rdma_info->cid_map, xcid);
1127 }
1128
1129 spin_unlock_bh(&p_hwfn->p_rdma_info->lock);
1130}
1131
1132void qed_roce_dpm_dcbx(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
1133{
1134 u8 val;
1135
1136 /* if any QPs are already active, we want to disable DPM, since their
1137 * context information contains information from before the latest DCBx
1138 * update. Otherwise enable it.
1139 */
1140 val = qed_rdma_allocated_qps(p_hwfn) ? true : false;
1141 p_hwfn->dcbx_no_edpm = (u8)val;
1142
1143 qed_rdma_dpm_conf(p_hwfn, p_ptt);
1144}
1145
1146int qed_roce_setup(struct qed_hwfn *p_hwfn)
1147{
1148 return qed_spq_register_async_cb(p_hwfn, PROTOCOLID_ROCE,
1149 qed_roce_async_event);
1150}
1151
1152int qed_roce_init_hw(struct qed_hwfn *p_hwfn, struct qed_ptt *p_ptt)
1153{
1154 u32 ll2_ethertype_en;
1155
1156 qed_wr(p_hwfn, p_ptt, PRS_REG_ROCE_DEST_QP_MAX_PF, 0);
1157
1158 p_hwfn->rdma_prs_search_reg = PRS_REG_SEARCH_ROCE;
1159
1160 ll2_ethertype_en = qed_rd(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN);
1161 qed_wr(p_hwfn, p_ptt, PRS_REG_LIGHT_L2_ETHERTYPE_EN,
1162 (ll2_ethertype_en | 0x01));
1163
1164 if (qed_cxt_get_proto_cid_start(p_hwfn, PROTOCOLID_ROCE) % 2) {
1165 DP_NOTICE(p_hwfn, "The first RoCE's cid should be even\n");
1166 return -EINVAL;
1167 }
1168
1169 DP_VERBOSE(p_hwfn, QED_MSG_RDMA, "Initializing HW - Done\n");
1170 return 0;
1171}