Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Copyright (C) 2003 - 2009 NetXen, Inc.
4 * Copyright (C) 2009 - QLogic Corporation.
5 * All rights reserved.
6 */
7
8#include <linux/netdevice.h>
9#include <linux/delay.h>
10#include <linux/slab.h>
11#include <linux/if_vlan.h>
12#include <net/checksum.h>
13#include "netxen_nic.h"
14#include "netxen_nic_hw.h"
15
16struct crb_addr_pair {
17 u32 addr;
18 u32 data;
19};
20
21#define NETXEN_MAX_CRB_XFORM 60
22static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
23#define NETXEN_ADDR_ERROR (0xffffffff)
24
25#define crb_addr_transform(name) \
26 crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
27 NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
28
29#define NETXEN_NIC_XDMA_RESET 0x8000ff
30
31static void
32netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
33 struct nx_host_rds_ring *rds_ring);
34static int netxen_p3_has_mn(struct netxen_adapter *adapter);
35
36static void crb_addr_transform_setup(void)
37{
38 crb_addr_transform(XDMA);
39 crb_addr_transform(TIMR);
40 crb_addr_transform(SRE);
41 crb_addr_transform(SQN3);
42 crb_addr_transform(SQN2);
43 crb_addr_transform(SQN1);
44 crb_addr_transform(SQN0);
45 crb_addr_transform(SQS3);
46 crb_addr_transform(SQS2);
47 crb_addr_transform(SQS1);
48 crb_addr_transform(SQS0);
49 crb_addr_transform(RPMX7);
50 crb_addr_transform(RPMX6);
51 crb_addr_transform(RPMX5);
52 crb_addr_transform(RPMX4);
53 crb_addr_transform(RPMX3);
54 crb_addr_transform(RPMX2);
55 crb_addr_transform(RPMX1);
56 crb_addr_transform(RPMX0);
57 crb_addr_transform(ROMUSB);
58 crb_addr_transform(SN);
59 crb_addr_transform(QMN);
60 crb_addr_transform(QMS);
61 crb_addr_transform(PGNI);
62 crb_addr_transform(PGND);
63 crb_addr_transform(PGN3);
64 crb_addr_transform(PGN2);
65 crb_addr_transform(PGN1);
66 crb_addr_transform(PGN0);
67 crb_addr_transform(PGSI);
68 crb_addr_transform(PGSD);
69 crb_addr_transform(PGS3);
70 crb_addr_transform(PGS2);
71 crb_addr_transform(PGS1);
72 crb_addr_transform(PGS0);
73 crb_addr_transform(PS);
74 crb_addr_transform(PH);
75 crb_addr_transform(NIU);
76 crb_addr_transform(I2Q);
77 crb_addr_transform(EG);
78 crb_addr_transform(MN);
79 crb_addr_transform(MS);
80 crb_addr_transform(CAS2);
81 crb_addr_transform(CAS1);
82 crb_addr_transform(CAS0);
83 crb_addr_transform(CAM);
84 crb_addr_transform(C2C1);
85 crb_addr_transform(C2C0);
86 crb_addr_transform(SMB);
87 crb_addr_transform(OCM0);
88 crb_addr_transform(I2C0);
89}
90
91void netxen_release_rx_buffers(struct netxen_adapter *adapter)
92{
93 struct netxen_recv_context *recv_ctx;
94 struct nx_host_rds_ring *rds_ring;
95 struct netxen_rx_buffer *rx_buf;
96 int i, ring;
97
98 recv_ctx = &adapter->recv_ctx;
99 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
100 rds_ring = &recv_ctx->rds_rings[ring];
101 for (i = 0; i < rds_ring->num_desc; ++i) {
102 rx_buf = &(rds_ring->rx_buf_arr[i]);
103 if (rx_buf->state == NETXEN_BUFFER_FREE)
104 continue;
105 dma_unmap_single(&adapter->pdev->dev, rx_buf->dma,
106 rds_ring->dma_size, DMA_FROM_DEVICE);
107 if (rx_buf->skb != NULL)
108 dev_kfree_skb_any(rx_buf->skb);
109 }
110 }
111}
112
113void netxen_release_tx_buffers(struct netxen_adapter *adapter)
114{
115 struct netxen_cmd_buffer *cmd_buf;
116 struct netxen_skb_frag *buffrag;
117 int i, j;
118 struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
119
120 spin_lock_bh(&adapter->tx_clean_lock);
121 cmd_buf = tx_ring->cmd_buf_arr;
122 for (i = 0; i < tx_ring->num_desc; i++) {
123 buffrag = cmd_buf->frag_array;
124 if (buffrag->dma) {
125 dma_unmap_single(&adapter->pdev->dev, buffrag->dma,
126 buffrag->length, DMA_TO_DEVICE);
127 buffrag->dma = 0ULL;
128 }
129 for (j = 1; j < cmd_buf->frag_count; j++) {
130 buffrag++;
131 if (buffrag->dma) {
132 dma_unmap_page(&adapter->pdev->dev,
133 buffrag->dma, buffrag->length,
134 DMA_TO_DEVICE);
135 buffrag->dma = 0ULL;
136 }
137 }
138 if (cmd_buf->skb) {
139 dev_kfree_skb_any(cmd_buf->skb);
140 cmd_buf->skb = NULL;
141 }
142 cmd_buf++;
143 }
144 spin_unlock_bh(&adapter->tx_clean_lock);
145}
146
147void netxen_free_sw_resources(struct netxen_adapter *adapter)
148{
149 struct netxen_recv_context *recv_ctx;
150 struct nx_host_rds_ring *rds_ring;
151 struct nx_host_tx_ring *tx_ring;
152 int ring;
153
154 recv_ctx = &adapter->recv_ctx;
155
156 if (recv_ctx->rds_rings == NULL)
157 goto skip_rds;
158
159 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
160 rds_ring = &recv_ctx->rds_rings[ring];
161 vfree(rds_ring->rx_buf_arr);
162 rds_ring->rx_buf_arr = NULL;
163 }
164 kfree(recv_ctx->rds_rings);
165
166skip_rds:
167 if (adapter->tx_ring == NULL)
168 return;
169
170 tx_ring = adapter->tx_ring;
171 vfree(tx_ring->cmd_buf_arr);
172 kfree(tx_ring);
173 adapter->tx_ring = NULL;
174}
175
176int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
177{
178 struct netxen_recv_context *recv_ctx;
179 struct nx_host_rds_ring *rds_ring;
180 struct nx_host_sds_ring *sds_ring;
181 struct nx_host_tx_ring *tx_ring;
182 struct netxen_rx_buffer *rx_buf;
183 int ring, i;
184
185 struct netxen_cmd_buffer *cmd_buf_arr;
186 struct net_device *netdev = adapter->netdev;
187
188 tx_ring = kzalloc(sizeof(struct nx_host_tx_ring), GFP_KERNEL);
189 if (tx_ring == NULL)
190 return -ENOMEM;
191
192 adapter->tx_ring = tx_ring;
193
194 tx_ring->num_desc = adapter->num_txd;
195 tx_ring->txq = netdev_get_tx_queue(netdev, 0);
196
197 cmd_buf_arr = vzalloc(TX_BUFF_RINGSIZE(tx_ring));
198 if (cmd_buf_arr == NULL)
199 goto err_out;
200
201 tx_ring->cmd_buf_arr = cmd_buf_arr;
202
203 recv_ctx = &adapter->recv_ctx;
204
205 rds_ring = kcalloc(adapter->max_rds_rings,
206 sizeof(struct nx_host_rds_ring), GFP_KERNEL);
207 if (rds_ring == NULL)
208 goto err_out;
209
210 recv_ctx->rds_rings = rds_ring;
211
212 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
213 rds_ring = &recv_ctx->rds_rings[ring];
214 switch (ring) {
215 case RCV_RING_NORMAL:
216 rds_ring->num_desc = adapter->num_rxd;
217 if (adapter->ahw.cut_through) {
218 rds_ring->dma_size =
219 NX_CT_DEFAULT_RX_BUF_LEN;
220 rds_ring->skb_size =
221 NX_CT_DEFAULT_RX_BUF_LEN;
222 } else {
223 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
224 rds_ring->dma_size =
225 NX_P3_RX_BUF_MAX_LEN;
226 else
227 rds_ring->dma_size =
228 NX_P2_RX_BUF_MAX_LEN;
229 rds_ring->skb_size =
230 rds_ring->dma_size + NET_IP_ALIGN;
231 }
232 break;
233
234 case RCV_RING_JUMBO:
235 rds_ring->num_desc = adapter->num_jumbo_rxd;
236 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
237 rds_ring->dma_size =
238 NX_P3_RX_JUMBO_BUF_MAX_LEN;
239 else
240 rds_ring->dma_size =
241 NX_P2_RX_JUMBO_BUF_MAX_LEN;
242
243 if (adapter->capabilities & NX_CAP0_HW_LRO)
244 rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
245
246 rds_ring->skb_size =
247 rds_ring->dma_size + NET_IP_ALIGN;
248 break;
249
250 case RCV_RING_LRO:
251 rds_ring->num_desc = adapter->num_lro_rxd;
252 rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
253 rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
254 break;
255
256 }
257 rds_ring->rx_buf_arr = vzalloc(RCV_BUFF_RINGSIZE(rds_ring));
258 if (rds_ring->rx_buf_arr == NULL)
259 /* free whatever was already allocated */
260 goto err_out;
261
262 INIT_LIST_HEAD(&rds_ring->free_list);
263 /*
264 * Now go through all of them, set reference handles
265 * and put them in the queues.
266 */
267 rx_buf = rds_ring->rx_buf_arr;
268 for (i = 0; i < rds_ring->num_desc; i++) {
269 list_add_tail(&rx_buf->list,
270 &rds_ring->free_list);
271 rx_buf->ref_handle = i;
272 rx_buf->state = NETXEN_BUFFER_FREE;
273 rx_buf++;
274 }
275 spin_lock_init(&rds_ring->lock);
276 }
277
278 for (ring = 0; ring < adapter->max_sds_rings; ring++) {
279 sds_ring = &recv_ctx->sds_rings[ring];
280 sds_ring->irq = adapter->msix_entries[ring].vector;
281 sds_ring->adapter = adapter;
282 sds_ring->num_desc = adapter->num_rxd;
283
284 for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
285 INIT_LIST_HEAD(&sds_ring->free_list[i]);
286 }
287
288 return 0;
289
290err_out:
291 netxen_free_sw_resources(adapter);
292 return -ENOMEM;
293}
294
295/*
296 * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
297 * address to external PCI CRB address.
298 */
299static u32 netxen_decode_crb_addr(u32 addr)
300{
301 int i;
302 u32 base_addr, offset, pci_base;
303
304 crb_addr_transform_setup();
305
306 pci_base = NETXEN_ADDR_ERROR;
307 base_addr = addr & 0xfff00000;
308 offset = addr & 0x000fffff;
309
310 for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
311 if (crb_addr_xform[i] == base_addr) {
312 pci_base = i << 20;
313 break;
314 }
315 }
316 if (pci_base == NETXEN_ADDR_ERROR)
317 return pci_base;
318 else
319 return pci_base + offset;
320}
321
322#define NETXEN_MAX_ROM_WAIT_USEC 100
323
324static int netxen_wait_rom_done(struct netxen_adapter *adapter)
325{
326 long timeout = 0;
327 long done = 0;
328
329 cond_resched();
330
331 while (done == 0) {
332 done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
333 done &= 2;
334 if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
335 dev_err(&adapter->pdev->dev,
336 "Timeout reached waiting for rom done");
337 return -EIO;
338 }
339 udelay(1);
340 }
341 return 0;
342}
343
344static int do_rom_fast_read(struct netxen_adapter *adapter,
345 int addr, int *valp)
346{
347 NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
348 NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
349 NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
350 NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
351 if (netxen_wait_rom_done(adapter)) {
352 printk("Error waiting for rom done\n");
353 return -EIO;
354 }
355 /* reset abyte_cnt and dummy_byte_cnt */
356 NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
357 udelay(10);
358 NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
359
360 *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
361 return 0;
362}
363
364static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
365 u8 *bytes, size_t size)
366{
367 int addridx;
368 int ret = 0;
369
370 for (addridx = addr; addridx < (addr + size); addridx += 4) {
371 int v;
372 ret = do_rom_fast_read(adapter, addridx, &v);
373 if (ret != 0)
374 break;
375 *(__le32 *)bytes = cpu_to_le32(v);
376 bytes += 4;
377 }
378
379 return ret;
380}
381
382int
383netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
384 u8 *bytes, size_t size)
385{
386 int ret;
387
388 ret = netxen_rom_lock(adapter);
389 if (ret < 0)
390 return ret;
391
392 ret = do_rom_fast_read_words(adapter, addr, bytes, size);
393
394 netxen_rom_unlock(adapter);
395 return ret;
396}
397
398int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
399{
400 int ret;
401
402 if (netxen_rom_lock(adapter) != 0)
403 return -EIO;
404
405 ret = do_rom_fast_read(adapter, addr, valp);
406 netxen_rom_unlock(adapter);
407 return ret;
408}
409
410#define NETXEN_BOARDTYPE 0x4008
411#define NETXEN_BOARDNUM 0x400c
412#define NETXEN_CHIPNUM 0x4010
413
414int netxen_pinit_from_rom(struct netxen_adapter *adapter)
415{
416 int addr, val;
417 int i, n, init_delay = 0;
418 struct crb_addr_pair *buf;
419 unsigned offset;
420 u32 off;
421
422 /* resetall */
423 netxen_rom_lock(adapter);
424 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xfeffffff);
425 netxen_rom_unlock(adapter);
426
427 if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
428 if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
429 (n != 0xcafecafe) ||
430 netxen_rom_fast_read(adapter, 4, &n) != 0) {
431 printk(KERN_ERR "%s: ERROR Reading crb_init area: "
432 "n: %08x\n", netxen_nic_driver_name, n);
433 return -EIO;
434 }
435 offset = n & 0xffffU;
436 n = (n >> 16) & 0xffffU;
437 } else {
438 if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
439 !(n & 0x80000000)) {
440 printk(KERN_ERR "%s: ERROR Reading crb_init area: "
441 "n: %08x\n", netxen_nic_driver_name, n);
442 return -EIO;
443 }
444 offset = 1;
445 n &= ~0x80000000;
446 }
447
448 if (n >= 1024) {
449 printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
450 " initialized.\n", __func__, n);
451 return -EIO;
452 }
453
454 buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
455 if (buf == NULL)
456 return -ENOMEM;
457
458 for (i = 0; i < n; i++) {
459 if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
460 netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
461 kfree(buf);
462 return -EIO;
463 }
464
465 buf[i].addr = addr;
466 buf[i].data = val;
467
468 }
469
470 for (i = 0; i < n; i++) {
471
472 off = netxen_decode_crb_addr(buf[i].addr);
473 if (off == NETXEN_ADDR_ERROR) {
474 printk(KERN_ERR"CRB init value out of range %x\n",
475 buf[i].addr);
476 continue;
477 }
478 off += NETXEN_PCI_CRBSPACE;
479
480 if (off & 1)
481 continue;
482
483 /* skipping cold reboot MAGIC */
484 if (off == NETXEN_CAM_RAM(0x1fc))
485 continue;
486
487 if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
488 if (off == (NETXEN_CRB_I2C0 + 0x1c))
489 continue;
490 /* do not reset PCI */
491 if (off == (ROMUSB_GLB + 0xbc))
492 continue;
493 if (off == (ROMUSB_GLB + 0xa8))
494 continue;
495 if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
496 continue;
497 if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
498 continue;
499 if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
500 continue;
501 if ((off & 0x0ff00000) == NETXEN_CRB_DDR_NET)
502 continue;
503 if (off == (NETXEN_CRB_PEG_NET_1 + 0x18) &&
504 !NX_IS_REVISION_P3P(adapter->ahw.revision_id))
505 buf[i].data = 0x1020;
506 /* skip the function enable register */
507 if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
508 continue;
509 if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
510 continue;
511 if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
512 continue;
513 }
514
515 init_delay = 1;
516 /* After writing this register, HW needs time for CRB */
517 /* to quiet down (else crb_window returns 0xffffffff) */
518 if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
519 init_delay = 1000;
520 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
521 /* hold xdma in reset also */
522 buf[i].data = NETXEN_NIC_XDMA_RESET;
523 buf[i].data = 0x8000ff;
524 }
525 }
526
527 NXWR32(adapter, off, buf[i].data);
528
529 msleep(init_delay);
530 }
531 kfree(buf);
532
533 /* disable_peg_cache_all */
534
535 /* unreset_net_cache */
536 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
537 val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
538 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
539 }
540
541 /* p2dn replyCount */
542 NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
543 /* disable_peg_cache 0 */
544 NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
545 /* disable_peg_cache 1 */
546 NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
547
548 /* peg_clr_all */
549
550 /* peg_clr 0 */
551 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
552 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
553 /* peg_clr 1 */
554 NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
555 NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
556 /* peg_clr 2 */
557 NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
558 NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
559 /* peg_clr 3 */
560 NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
561 NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
562 return 0;
563}
564
565static struct uni_table_desc *nx_get_table_desc(const u8 *unirom, int section)
566{
567 uint32_t i;
568 struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
569 __le32 entries = cpu_to_le32(directory->num_entries);
570
571 for (i = 0; i < entries; i++) {
572
573 __le32 offs = cpu_to_le32(directory->findex) +
574 (i * cpu_to_le32(directory->entry_size));
575 __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
576
577 if (tab_type == section)
578 return (struct uni_table_desc *) &unirom[offs];
579 }
580
581 return NULL;
582}
583
584#define QLCNIC_FILEHEADER_SIZE (14 * 4)
585
586static int
587netxen_nic_validate_header(struct netxen_adapter *adapter)
588{
589 const u8 *unirom = adapter->fw->data;
590 struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
591 u32 fw_file_size = adapter->fw->size;
592 u32 tab_size;
593 __le32 entries;
594 __le32 entry_size;
595
596 if (fw_file_size < QLCNIC_FILEHEADER_SIZE)
597 return -EINVAL;
598
599 entries = cpu_to_le32(directory->num_entries);
600 entry_size = cpu_to_le32(directory->entry_size);
601 tab_size = cpu_to_le32(directory->findex) + (entries * entry_size);
602
603 if (fw_file_size < tab_size)
604 return -EINVAL;
605
606 return 0;
607}
608
609static int
610netxen_nic_validate_bootld(struct netxen_adapter *adapter)
611{
612 struct uni_table_desc *tab_desc;
613 struct uni_data_desc *descr;
614 const u8 *unirom = adapter->fw->data;
615 __le32 idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
616 NX_UNI_BOOTLD_IDX_OFF));
617 u32 offs;
618 u32 tab_size;
619 u32 data_size;
620
621 tab_desc = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_BOOTLD);
622
623 if (!tab_desc)
624 return -EINVAL;
625
626 tab_size = cpu_to_le32(tab_desc->findex) +
627 (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
628
629 if (adapter->fw->size < tab_size)
630 return -EINVAL;
631
632 offs = cpu_to_le32(tab_desc->findex) +
633 (cpu_to_le32(tab_desc->entry_size) * (idx));
634 descr = (struct uni_data_desc *)&unirom[offs];
635
636 data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
637
638 if (adapter->fw->size < data_size)
639 return -EINVAL;
640
641 return 0;
642}
643
644static int
645netxen_nic_validate_fw(struct netxen_adapter *adapter)
646{
647 struct uni_table_desc *tab_desc;
648 struct uni_data_desc *descr;
649 const u8 *unirom = adapter->fw->data;
650 __le32 idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
651 NX_UNI_FIRMWARE_IDX_OFF));
652 u32 offs;
653 u32 tab_size;
654 u32 data_size;
655
656 tab_desc = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_FW);
657
658 if (!tab_desc)
659 return -EINVAL;
660
661 tab_size = cpu_to_le32(tab_desc->findex) +
662 (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
663
664 if (adapter->fw->size < tab_size)
665 return -EINVAL;
666
667 offs = cpu_to_le32(tab_desc->findex) +
668 (cpu_to_le32(tab_desc->entry_size) * (idx));
669 descr = (struct uni_data_desc *)&unirom[offs];
670 data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
671
672 if (adapter->fw->size < data_size)
673 return -EINVAL;
674
675 return 0;
676}
677
678
679static int
680netxen_nic_validate_product_offs(struct netxen_adapter *adapter)
681{
682 struct uni_table_desc *ptab_descr;
683 const u8 *unirom = adapter->fw->data;
684 int mn_present = (NX_IS_REVISION_P2(adapter->ahw.revision_id)) ?
685 1 : netxen_p3_has_mn(adapter);
686 __le32 entries;
687 __le32 entry_size;
688 u32 tab_size;
689 u32 i;
690
691 ptab_descr = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_PRODUCT_TBL);
692 if (ptab_descr == NULL)
693 return -EINVAL;
694
695 entries = cpu_to_le32(ptab_descr->num_entries);
696 entry_size = cpu_to_le32(ptab_descr->entry_size);
697 tab_size = cpu_to_le32(ptab_descr->findex) + (entries * entry_size);
698
699 if (adapter->fw->size < tab_size)
700 return -EINVAL;
701
702nomn:
703 for (i = 0; i < entries; i++) {
704
705 __le32 flags, file_chiprev, offs;
706 u8 chiprev = adapter->ahw.revision_id;
707 uint32_t flagbit;
708
709 offs = cpu_to_le32(ptab_descr->findex) +
710 (i * cpu_to_le32(ptab_descr->entry_size));
711 flags = cpu_to_le32(*((int *)&unirom[offs] + NX_UNI_FLAGS_OFF));
712 file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
713 NX_UNI_CHIP_REV_OFF));
714
715 flagbit = mn_present ? 1 : 2;
716
717 if ((chiprev == file_chiprev) &&
718 ((1ULL << flagbit) & flags)) {
719 adapter->file_prd_off = offs;
720 return 0;
721 }
722 }
723
724 if (mn_present && NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
725 mn_present = 0;
726 goto nomn;
727 }
728
729 return -EINVAL;
730}
731
732static int
733netxen_nic_validate_unified_romimage(struct netxen_adapter *adapter)
734{
735 if (netxen_nic_validate_header(adapter)) {
736 dev_err(&adapter->pdev->dev,
737 "unified image: header validation failed\n");
738 return -EINVAL;
739 }
740
741 if (netxen_nic_validate_product_offs(adapter)) {
742 dev_err(&adapter->pdev->dev,
743 "unified image: product validation failed\n");
744 return -EINVAL;
745 }
746
747 if (netxen_nic_validate_bootld(adapter)) {
748 dev_err(&adapter->pdev->dev,
749 "unified image: bootld validation failed\n");
750 return -EINVAL;
751 }
752
753 if (netxen_nic_validate_fw(adapter)) {
754 dev_err(&adapter->pdev->dev,
755 "unified image: firmware validation failed\n");
756 return -EINVAL;
757 }
758
759 return 0;
760}
761
762static struct uni_data_desc *nx_get_data_desc(struct netxen_adapter *adapter,
763 u32 section, u32 idx_offset)
764{
765 const u8 *unirom = adapter->fw->data;
766 int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
767 idx_offset));
768 struct uni_table_desc *tab_desc;
769 __le32 offs;
770
771 tab_desc = nx_get_table_desc(unirom, section);
772
773 if (tab_desc == NULL)
774 return NULL;
775
776 offs = cpu_to_le32(tab_desc->findex) +
777 (cpu_to_le32(tab_desc->entry_size) * idx);
778
779 return (struct uni_data_desc *)&unirom[offs];
780}
781
782static u8 *
783nx_get_bootld_offs(struct netxen_adapter *adapter)
784{
785 u32 offs = NETXEN_BOOTLD_START;
786
787 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
788 offs = cpu_to_le32((nx_get_data_desc(adapter,
789 NX_UNI_DIR_SECT_BOOTLD,
790 NX_UNI_BOOTLD_IDX_OFF))->findex);
791
792 return (u8 *)&adapter->fw->data[offs];
793}
794
795static u8 *
796nx_get_fw_offs(struct netxen_adapter *adapter)
797{
798 u32 offs = NETXEN_IMAGE_START;
799
800 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
801 offs = cpu_to_le32((nx_get_data_desc(adapter,
802 NX_UNI_DIR_SECT_FW,
803 NX_UNI_FIRMWARE_IDX_OFF))->findex);
804
805 return (u8 *)&adapter->fw->data[offs];
806}
807
808static __le32
809nx_get_fw_size(struct netxen_adapter *adapter)
810{
811 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
812 return cpu_to_le32((nx_get_data_desc(adapter,
813 NX_UNI_DIR_SECT_FW,
814 NX_UNI_FIRMWARE_IDX_OFF))->size);
815 else
816 return cpu_to_le32(
817 *(u32 *)&adapter->fw->data[NX_FW_SIZE_OFFSET]);
818}
819
820static __le32
821nx_get_fw_version(struct netxen_adapter *adapter)
822{
823 struct uni_data_desc *fw_data_desc;
824 const struct firmware *fw = adapter->fw;
825 __le32 major, minor, sub;
826 const u8 *ver_str;
827 int i, ret = 0;
828
829 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
830
831 fw_data_desc = nx_get_data_desc(adapter,
832 NX_UNI_DIR_SECT_FW, NX_UNI_FIRMWARE_IDX_OFF);
833 ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
834 cpu_to_le32(fw_data_desc->size) - 17;
835
836 for (i = 0; i < 12; i++) {
837 if (!strncmp(&ver_str[i], "REV=", 4)) {
838 ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
839 &major, &minor, &sub);
840 break;
841 }
842 }
843
844 if (ret != 3)
845 return 0;
846
847 return major + (minor << 8) + (sub << 16);
848
849 } else
850 return cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
851}
852
853static __le32
854nx_get_bios_version(struct netxen_adapter *adapter)
855{
856 const struct firmware *fw = adapter->fw;
857 __le32 bios_ver, prd_off = adapter->file_prd_off;
858
859 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
860 bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
861 + NX_UNI_BIOS_VERSION_OFF));
862 return (bios_ver << 16) + ((bios_ver >> 8) & 0xff00) +
863 (bios_ver >> 24);
864 } else
865 return cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
866
867}
868
869int
870netxen_need_fw_reset(struct netxen_adapter *adapter)
871{
872 u32 count, old_count;
873 u32 val, version, major, minor, build;
874 int i, timeout;
875 u8 fw_type;
876
877 /* NX2031 firmware doesn't support heartbit */
878 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
879 return 1;
880
881 if (adapter->need_fw_reset)
882 return 1;
883
884 /* last attempt had failed */
885 if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
886 return 1;
887
888 old_count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
889
890 for (i = 0; i < 10; i++) {
891
892 timeout = msleep_interruptible(200);
893 if (timeout) {
894 NXWR32(adapter, CRB_CMDPEG_STATE,
895 PHAN_INITIALIZE_FAILED);
896 return -EINTR;
897 }
898
899 count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
900 if (count != old_count)
901 break;
902 }
903
904 /* firmware is dead */
905 if (count == old_count)
906 return 1;
907
908 /* check if we have got newer or different file firmware */
909 if (adapter->fw) {
910
911 val = nx_get_fw_version(adapter);
912
913 version = NETXEN_DECODE_VERSION(val);
914
915 major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
916 minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
917 build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
918
919 if (version > NETXEN_VERSION_CODE(major, minor, build))
920 return 1;
921
922 if (version == NETXEN_VERSION_CODE(major, minor, build) &&
923 adapter->fw_type != NX_UNIFIED_ROMIMAGE) {
924
925 val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
926 fw_type = (val & 0x4) ?
927 NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
928
929 if (adapter->fw_type != fw_type)
930 return 1;
931 }
932 }
933
934 return 0;
935}
936
937#define NETXEN_MIN_P3_FW_SUPP NETXEN_VERSION_CODE(4, 0, 505)
938
939int
940netxen_check_flash_fw_compatibility(struct netxen_adapter *adapter)
941{
942 u32 flash_fw_ver, min_fw_ver;
943
944 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
945 return 0;
946
947 if (netxen_rom_fast_read(adapter,
948 NX_FW_VERSION_OFFSET, (int *)&flash_fw_ver)) {
949 dev_err(&adapter->pdev->dev, "Unable to read flash fw"
950 "version\n");
951 return -EIO;
952 }
953
954 flash_fw_ver = NETXEN_DECODE_VERSION(flash_fw_ver);
955 min_fw_ver = NETXEN_MIN_P3_FW_SUPP;
956 if (flash_fw_ver >= min_fw_ver)
957 return 0;
958
959 dev_info(&adapter->pdev->dev, "Flash fw[%d.%d.%d] is < min fw supported"
960 "[4.0.505]. Please update firmware on flash\n",
961 _major(flash_fw_ver), _minor(flash_fw_ver),
962 _build(flash_fw_ver));
963 return -EINVAL;
964}
965
966static char *fw_name[] = {
967 NX_P2_MN_ROMIMAGE_NAME,
968 NX_P3_CT_ROMIMAGE_NAME,
969 NX_P3_MN_ROMIMAGE_NAME,
970 NX_UNIFIED_ROMIMAGE_NAME,
971 NX_FLASH_ROMIMAGE_NAME,
972};
973
974int
975netxen_load_firmware(struct netxen_adapter *adapter)
976{
977 u64 *ptr64;
978 u32 i, flashaddr, size;
979 const struct firmware *fw = adapter->fw;
980 struct pci_dev *pdev = adapter->pdev;
981
982 dev_info(&pdev->dev, "loading firmware from %s\n",
983 fw_name[adapter->fw_type]);
984
985 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
986 NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
987
988 if (fw) {
989 __le64 data;
990
991 size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
992
993 ptr64 = (u64 *)nx_get_bootld_offs(adapter);
994 flashaddr = NETXEN_BOOTLD_START;
995
996 for (i = 0; i < size; i++) {
997 data = cpu_to_le64(ptr64[i]);
998
999 if (adapter->pci_mem_write(adapter, flashaddr, data))
1000 return -EIO;
1001
1002 flashaddr += 8;
1003 }
1004
1005 size = (__force u32)nx_get_fw_size(adapter) / 8;
1006
1007 ptr64 = (u64 *)nx_get_fw_offs(adapter);
1008 flashaddr = NETXEN_IMAGE_START;
1009
1010 for (i = 0; i < size; i++) {
1011 data = cpu_to_le64(ptr64[i]);
1012
1013 if (adapter->pci_mem_write(adapter,
1014 flashaddr, data))
1015 return -EIO;
1016
1017 flashaddr += 8;
1018 }
1019
1020 size = (__force u32)nx_get_fw_size(adapter) % 8;
1021 if (size) {
1022 data = cpu_to_le64(ptr64[i]);
1023
1024 if (adapter->pci_mem_write(adapter,
1025 flashaddr, data))
1026 return -EIO;
1027 }
1028
1029 } else {
1030 u64 data;
1031 u32 hi, lo;
1032
1033 size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
1034 flashaddr = NETXEN_BOOTLD_START;
1035
1036 for (i = 0; i < size; i++) {
1037 if (netxen_rom_fast_read(adapter,
1038 flashaddr, (int *)&lo) != 0)
1039 return -EIO;
1040 if (netxen_rom_fast_read(adapter,
1041 flashaddr + 4, (int *)&hi) != 0)
1042 return -EIO;
1043
1044 /* hi, lo are already in host endian byteorder */
1045 data = (((u64)hi << 32) | lo);
1046
1047 if (adapter->pci_mem_write(adapter,
1048 flashaddr, data))
1049 return -EIO;
1050
1051 flashaddr += 8;
1052 }
1053 }
1054 msleep(1);
1055
1056 if (NX_IS_REVISION_P3P(adapter->ahw.revision_id)) {
1057 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x18, 0x1020);
1058 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001e);
1059 } else if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
1060 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
1061 else {
1062 NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
1063 NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
1064 }
1065
1066 return 0;
1067}
1068
1069static int
1070netxen_validate_firmware(struct netxen_adapter *adapter)
1071{
1072 __le32 val;
1073 __le32 flash_fw_ver;
1074 u32 file_fw_ver, min_ver, bios;
1075 struct pci_dev *pdev = adapter->pdev;
1076 const struct firmware *fw = adapter->fw;
1077 u8 fw_type = adapter->fw_type;
1078 u32 crbinit_fix_fw;
1079
1080 if (fw_type == NX_UNIFIED_ROMIMAGE) {
1081 if (netxen_nic_validate_unified_romimage(adapter))
1082 return -EINVAL;
1083 } else {
1084 val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
1085 if ((__force u32)val != NETXEN_BDINFO_MAGIC)
1086 return -EINVAL;
1087
1088 if (fw->size < NX_FW_MIN_SIZE)
1089 return -EINVAL;
1090 }
1091
1092 val = nx_get_fw_version(adapter);
1093
1094 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
1095 min_ver = NETXEN_MIN_P3_FW_SUPP;
1096 else
1097 min_ver = NETXEN_VERSION_CODE(3, 4, 216);
1098
1099 file_fw_ver = NETXEN_DECODE_VERSION(val);
1100
1101 if ((_major(file_fw_ver) > _NETXEN_NIC_LINUX_MAJOR) ||
1102 (file_fw_ver < min_ver)) {
1103 dev_err(&pdev->dev,
1104 "%s: firmware version %d.%d.%d unsupported\n",
1105 fw_name[fw_type], _major(file_fw_ver), _minor(file_fw_ver),
1106 _build(file_fw_ver));
1107 return -EINVAL;
1108 }
1109 val = nx_get_bios_version(adapter);
1110 if (netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios))
1111 return -EIO;
1112 if ((__force u32)val != bios) {
1113 dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
1114 fw_name[fw_type]);
1115 return -EINVAL;
1116 }
1117
1118 if (netxen_rom_fast_read(adapter,
1119 NX_FW_VERSION_OFFSET, (int *)&flash_fw_ver)) {
1120 dev_err(&pdev->dev, "Unable to read flash fw version\n");
1121 return -EIO;
1122 }
1123 flash_fw_ver = NETXEN_DECODE_VERSION(flash_fw_ver);
1124
1125 /* New fw from file is not allowed, if fw on flash is < 4.0.554 */
1126 crbinit_fix_fw = NETXEN_VERSION_CODE(4, 0, 554);
1127 if (file_fw_ver >= crbinit_fix_fw && flash_fw_ver < crbinit_fix_fw &&
1128 NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
1129 dev_err(&pdev->dev, "Incompatibility detected between driver "
1130 "and firmware version on flash. This configuration "
1131 "is not recommended. Please update the firmware on "
1132 "flash immediately\n");
1133 return -EINVAL;
1134 }
1135
1136 /* check if flashed firmware is newer only for no-mn and P2 case*/
1137 if (!netxen_p3_has_mn(adapter) ||
1138 NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
1139 if (flash_fw_ver > file_fw_ver) {
1140 dev_info(&pdev->dev, "%s: firmware is older than flash\n",
1141 fw_name[fw_type]);
1142 return -EINVAL;
1143 }
1144 }
1145
1146 NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
1147 return 0;
1148}
1149
1150static void
1151nx_get_next_fwtype(struct netxen_adapter *adapter)
1152{
1153 u8 fw_type;
1154
1155 switch (adapter->fw_type) {
1156 case NX_UNKNOWN_ROMIMAGE:
1157 fw_type = NX_UNIFIED_ROMIMAGE;
1158 break;
1159
1160 case NX_UNIFIED_ROMIMAGE:
1161 if (NX_IS_REVISION_P3P(adapter->ahw.revision_id))
1162 fw_type = NX_FLASH_ROMIMAGE;
1163 else if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
1164 fw_type = NX_P2_MN_ROMIMAGE;
1165 else if (netxen_p3_has_mn(adapter))
1166 fw_type = NX_P3_MN_ROMIMAGE;
1167 else
1168 fw_type = NX_P3_CT_ROMIMAGE;
1169 break;
1170
1171 case NX_P3_MN_ROMIMAGE:
1172 fw_type = NX_P3_CT_ROMIMAGE;
1173 break;
1174
1175 case NX_P2_MN_ROMIMAGE:
1176 case NX_P3_CT_ROMIMAGE:
1177 default:
1178 fw_type = NX_FLASH_ROMIMAGE;
1179 break;
1180 }
1181
1182 adapter->fw_type = fw_type;
1183}
1184
1185static int
1186netxen_p3_has_mn(struct netxen_adapter *adapter)
1187{
1188 u32 capability, flashed_ver;
1189
1190 /* NX2031 always had MN */
1191 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
1192 return 1;
1193
1194 netxen_rom_fast_read(adapter,
1195 NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
1196 flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
1197
1198 if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
1199 capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
1200 if (capability & NX_PEG_TUNE_MN_PRESENT)
1201 return 1;
1202 }
1203 return 0;
1204}
1205
1206void netxen_request_firmware(struct netxen_adapter *adapter)
1207{
1208 struct pci_dev *pdev = adapter->pdev;
1209 int rc = 0;
1210
1211 adapter->fw_type = NX_UNKNOWN_ROMIMAGE;
1212
1213next:
1214 nx_get_next_fwtype(adapter);
1215
1216 if (adapter->fw_type == NX_FLASH_ROMIMAGE) {
1217 adapter->fw = NULL;
1218 } else {
1219 rc = request_firmware(&adapter->fw,
1220 fw_name[adapter->fw_type], &pdev->dev);
1221 if (rc != 0)
1222 goto next;
1223
1224 rc = netxen_validate_firmware(adapter);
1225 if (rc != 0) {
1226 release_firmware(adapter->fw);
1227 msleep(1);
1228 goto next;
1229 }
1230 }
1231}
1232
1233
1234void
1235netxen_release_firmware(struct netxen_adapter *adapter)
1236{
1237 release_firmware(adapter->fw);
1238 adapter->fw = NULL;
1239}
1240
1241int netxen_init_dummy_dma(struct netxen_adapter *adapter)
1242{
1243 u64 addr;
1244 u32 hi, lo;
1245
1246 if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
1247 return 0;
1248
1249 adapter->dummy_dma.addr = dma_alloc_coherent(&adapter->pdev->dev,
1250 NETXEN_HOST_DUMMY_DMA_SIZE,
1251 &adapter->dummy_dma.phys_addr,
1252 GFP_KERNEL);
1253 if (adapter->dummy_dma.addr == NULL) {
1254 dev_err(&adapter->pdev->dev,
1255 "ERROR: Could not allocate dummy DMA memory\n");
1256 return -ENOMEM;
1257 }
1258
1259 addr = (uint64_t) adapter->dummy_dma.phys_addr;
1260 hi = (addr >> 32) & 0xffffffff;
1261 lo = addr & 0xffffffff;
1262
1263 NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
1264 NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
1265
1266 return 0;
1267}
1268
1269/*
1270 * NetXen DMA watchdog control:
1271 *
1272 * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
1273 * Bit 1 : disable_request => 1 req disable dma watchdog
1274 * Bit 2 : enable_request => 1 req enable dma watchdog
1275 * Bit 3-31 : unused
1276 */
1277void netxen_free_dummy_dma(struct netxen_adapter *adapter)
1278{
1279 int i = 100;
1280 u32 ctrl;
1281
1282 if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
1283 return;
1284
1285 if (!adapter->dummy_dma.addr)
1286 return;
1287
1288 ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
1289 if ((ctrl & 0x1) != 0) {
1290 NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
1291
1292 while ((ctrl & 0x1) != 0) {
1293
1294 msleep(50);
1295
1296 ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
1297
1298 if (--i == 0)
1299 break;
1300 }
1301 }
1302
1303 if (i) {
1304 dma_free_coherent(&adapter->pdev->dev,
1305 NETXEN_HOST_DUMMY_DMA_SIZE,
1306 adapter->dummy_dma.addr,
1307 adapter->dummy_dma.phys_addr);
1308 adapter->dummy_dma.addr = NULL;
1309 } else
1310 dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
1311}
1312
1313int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
1314{
1315 u32 val = 0;
1316 int retries = 60;
1317
1318 if (pegtune_val)
1319 return 0;
1320
1321 do {
1322 val = NXRD32(adapter, CRB_CMDPEG_STATE);
1323 switch (val) {
1324 case PHAN_INITIALIZE_COMPLETE:
1325 case PHAN_INITIALIZE_ACK:
1326 return 0;
1327 case PHAN_INITIALIZE_FAILED:
1328 goto out_err;
1329 default:
1330 break;
1331 }
1332
1333 msleep(500);
1334
1335 } while (--retries);
1336
1337 NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
1338
1339out_err:
1340 dev_warn(&adapter->pdev->dev, "firmware init failed\n");
1341 return -EIO;
1342}
1343
1344static int
1345netxen_receive_peg_ready(struct netxen_adapter *adapter)
1346{
1347 u32 val = 0;
1348 int retries = 2000;
1349
1350 do {
1351 val = NXRD32(adapter, CRB_RCVPEG_STATE);
1352
1353 if (val == PHAN_PEG_RCV_INITIALIZED)
1354 return 0;
1355
1356 msleep(10);
1357
1358 } while (--retries);
1359
1360 pr_err("Receive Peg initialization not complete, state: 0x%x.\n", val);
1361 return -EIO;
1362}
1363
1364int netxen_init_firmware(struct netxen_adapter *adapter)
1365{
1366 int err;
1367
1368 err = netxen_receive_peg_ready(adapter);
1369 if (err)
1370 return err;
1371
1372 NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
1373 NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
1374 NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
1375
1376 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
1377 NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
1378
1379 return err;
1380}
1381
1382static void
1383netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
1384{
1385 u32 cable_OUI;
1386 u16 cable_len;
1387 u16 link_speed;
1388 u8 link_status, module, duplex, autoneg;
1389 struct net_device *netdev = adapter->netdev;
1390
1391 adapter->has_link_events = 1;
1392
1393 cable_OUI = msg->body[1] & 0xffffffff;
1394 cable_len = (msg->body[1] >> 32) & 0xffff;
1395 link_speed = (msg->body[1] >> 48) & 0xffff;
1396
1397 link_status = msg->body[2] & 0xff;
1398 duplex = (msg->body[2] >> 16) & 0xff;
1399 autoneg = (msg->body[2] >> 24) & 0xff;
1400
1401 module = (msg->body[2] >> 8) & 0xff;
1402 if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
1403 printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
1404 netdev->name, cable_OUI, cable_len);
1405 } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
1406 printk(KERN_INFO "%s: unsupported cable length %d\n",
1407 netdev->name, cable_len);
1408 }
1409
1410 /* update link parameters */
1411 if (duplex == LINKEVENT_FULL_DUPLEX)
1412 adapter->link_duplex = DUPLEX_FULL;
1413 else
1414 adapter->link_duplex = DUPLEX_HALF;
1415 adapter->module_type = module;
1416 adapter->link_autoneg = autoneg;
1417 adapter->link_speed = link_speed;
1418
1419 netxen_advert_link_change(adapter, link_status);
1420}
1421
1422static void
1423netxen_handle_fw_message(int desc_cnt, int index,
1424 struct nx_host_sds_ring *sds_ring)
1425{
1426 nx_fw_msg_t msg;
1427 struct status_desc *desc;
1428 int i = 0, opcode;
1429
1430 while (desc_cnt > 0 && i < 8) {
1431 desc = &sds_ring->desc_head[index];
1432 msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
1433 msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
1434
1435 index = get_next_index(index, sds_ring->num_desc);
1436 desc_cnt--;
1437 }
1438
1439 opcode = netxen_get_nic_msg_opcode(msg.body[0]);
1440 switch (opcode) {
1441 case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
1442 netxen_handle_linkevent(sds_ring->adapter, &msg);
1443 break;
1444 default:
1445 break;
1446 }
1447}
1448
1449static int
1450netxen_alloc_rx_skb(struct netxen_adapter *adapter,
1451 struct nx_host_rds_ring *rds_ring,
1452 struct netxen_rx_buffer *buffer)
1453{
1454 struct sk_buff *skb;
1455 dma_addr_t dma;
1456 struct pci_dev *pdev = adapter->pdev;
1457
1458 buffer->skb = netdev_alloc_skb(adapter->netdev, rds_ring->skb_size);
1459 if (!buffer->skb)
1460 return 1;
1461
1462 skb = buffer->skb;
1463
1464 if (!adapter->ahw.cut_through)
1465 skb_reserve(skb, 2);
1466
1467 dma = dma_map_single(&pdev->dev, skb->data, rds_ring->dma_size,
1468 DMA_FROM_DEVICE);
1469
1470 if (dma_mapping_error(&pdev->dev, dma)) {
1471 dev_kfree_skb_any(skb);
1472 buffer->skb = NULL;
1473 return 1;
1474 }
1475
1476 buffer->skb = skb;
1477 buffer->dma = dma;
1478 buffer->state = NETXEN_BUFFER_BUSY;
1479
1480 return 0;
1481}
1482
1483static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
1484 struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
1485{
1486 struct netxen_rx_buffer *buffer;
1487 struct sk_buff *skb;
1488
1489 buffer = &rds_ring->rx_buf_arr[index];
1490
1491 dma_unmap_single(&adapter->pdev->dev, buffer->dma, rds_ring->dma_size,
1492 DMA_FROM_DEVICE);
1493
1494 skb = buffer->skb;
1495 if (!skb)
1496 goto no_skb;
1497
1498 if (likely((adapter->netdev->features & NETIF_F_RXCSUM)
1499 && cksum == STATUS_CKSUM_OK)) {
1500 adapter->stats.csummed++;
1501 skb->ip_summed = CHECKSUM_UNNECESSARY;
1502 } else
1503 skb->ip_summed = CHECKSUM_NONE;
1504
1505 buffer->skb = NULL;
1506no_skb:
1507 buffer->state = NETXEN_BUFFER_FREE;
1508 return skb;
1509}
1510
1511static struct netxen_rx_buffer *
1512netxen_process_rcv(struct netxen_adapter *adapter,
1513 struct nx_host_sds_ring *sds_ring,
1514 int ring, u64 sts_data0)
1515{
1516 struct net_device *netdev = adapter->netdev;
1517 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
1518 struct netxen_rx_buffer *buffer;
1519 struct sk_buff *skb;
1520 struct nx_host_rds_ring *rds_ring;
1521 int index, length, cksum, pkt_offset;
1522
1523 if (unlikely(ring >= adapter->max_rds_rings))
1524 return NULL;
1525
1526 rds_ring = &recv_ctx->rds_rings[ring];
1527
1528 index = netxen_get_sts_refhandle(sts_data0);
1529 if (unlikely(index >= rds_ring->num_desc))
1530 return NULL;
1531
1532 buffer = &rds_ring->rx_buf_arr[index];
1533
1534 length = netxen_get_sts_totallength(sts_data0);
1535 cksum = netxen_get_sts_status(sts_data0);
1536 pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
1537
1538 skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
1539 if (!skb)
1540 return buffer;
1541
1542 if (length > rds_ring->skb_size)
1543 skb_put(skb, rds_ring->skb_size);
1544 else
1545 skb_put(skb, length);
1546
1547
1548 if (pkt_offset)
1549 skb_pull(skb, pkt_offset);
1550
1551 skb->protocol = eth_type_trans(skb, netdev);
1552
1553 napi_gro_receive(&sds_ring->napi, skb);
1554
1555 adapter->stats.rx_pkts++;
1556 adapter->stats.rxbytes += length;
1557
1558 return buffer;
1559}
1560
1561#define TCP_HDR_SIZE 20
1562#define TCP_TS_OPTION_SIZE 12
1563#define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
1564
1565static struct netxen_rx_buffer *
1566netxen_process_lro(struct netxen_adapter *adapter,
1567 struct nx_host_sds_ring *sds_ring,
1568 int ring, u64 sts_data0, u64 sts_data1)
1569{
1570 struct net_device *netdev = adapter->netdev;
1571 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
1572 struct netxen_rx_buffer *buffer;
1573 struct sk_buff *skb;
1574 struct nx_host_rds_ring *rds_ring;
1575 struct iphdr *iph;
1576 struct tcphdr *th;
1577 bool push, timestamp;
1578 int l2_hdr_offset, l4_hdr_offset;
1579 int index;
1580 u16 lro_length, length, data_offset;
1581 u32 seq_number;
1582 u8 vhdr_len = 0;
1583
1584 if (unlikely(ring >= adapter->max_rds_rings))
1585 return NULL;
1586
1587 rds_ring = &recv_ctx->rds_rings[ring];
1588
1589 index = netxen_get_lro_sts_refhandle(sts_data0);
1590 if (unlikely(index >= rds_ring->num_desc))
1591 return NULL;
1592
1593 buffer = &rds_ring->rx_buf_arr[index];
1594
1595 timestamp = netxen_get_lro_sts_timestamp(sts_data0);
1596 lro_length = netxen_get_lro_sts_length(sts_data0);
1597 l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
1598 l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
1599 push = netxen_get_lro_sts_push_flag(sts_data0);
1600 seq_number = netxen_get_lro_sts_seq_number(sts_data1);
1601
1602 skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
1603 if (!skb)
1604 return buffer;
1605
1606 if (timestamp)
1607 data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
1608 else
1609 data_offset = l4_hdr_offset + TCP_HDR_SIZE;
1610
1611 skb_put(skb, lro_length + data_offset);
1612
1613 skb_pull(skb, l2_hdr_offset);
1614 skb->protocol = eth_type_trans(skb, netdev);
1615
1616 if (skb->protocol == htons(ETH_P_8021Q))
1617 vhdr_len = VLAN_HLEN;
1618 iph = (struct iphdr *)(skb->data + vhdr_len);
1619 th = (struct tcphdr *)((skb->data + vhdr_len) + (iph->ihl << 2));
1620
1621 length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
1622 csum_replace2(&iph->check, iph->tot_len, htons(length));
1623 iph->tot_len = htons(length);
1624 th->psh = push;
1625 th->seq = htonl(seq_number);
1626
1627 length = skb->len;
1628
1629 if (adapter->flags & NETXEN_FW_MSS_CAP)
1630 skb_shinfo(skb)->gso_size = netxen_get_lro_sts_mss(sts_data1);
1631
1632 netif_receive_skb(skb);
1633
1634 adapter->stats.lro_pkts++;
1635 adapter->stats.rxbytes += length;
1636
1637 return buffer;
1638}
1639
1640#define netxen_merge_rx_buffers(list, head) \
1641 do { list_splice_tail_init(list, head); } while (0);
1642
1643int
1644netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
1645{
1646 struct netxen_adapter *adapter = sds_ring->adapter;
1647
1648 struct list_head *cur;
1649
1650 struct status_desc *desc;
1651 struct netxen_rx_buffer *rxbuf;
1652
1653 u32 consumer = sds_ring->consumer;
1654
1655 int count = 0;
1656 u64 sts_data0, sts_data1;
1657 int opcode, ring = 0, desc_cnt;
1658
1659 while (count < max) {
1660 desc = &sds_ring->desc_head[consumer];
1661 sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
1662
1663 if (!(sts_data0 & STATUS_OWNER_HOST))
1664 break;
1665
1666 desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
1667
1668 opcode = netxen_get_sts_opcode(sts_data0);
1669
1670 switch (opcode) {
1671 case NETXEN_NIC_RXPKT_DESC:
1672 case NETXEN_OLD_RXPKT_DESC:
1673 case NETXEN_NIC_SYN_OFFLOAD:
1674 ring = netxen_get_sts_type(sts_data0);
1675 rxbuf = netxen_process_rcv(adapter, sds_ring,
1676 ring, sts_data0);
1677 break;
1678 case NETXEN_NIC_LRO_DESC:
1679 ring = netxen_get_lro_sts_type(sts_data0);
1680 sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
1681 rxbuf = netxen_process_lro(adapter, sds_ring,
1682 ring, sts_data0, sts_data1);
1683 break;
1684 case NETXEN_NIC_RESPONSE_DESC:
1685 netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
1686 goto skip;
1687 default:
1688 goto skip;
1689 }
1690
1691 WARN_ON(desc_cnt > 1);
1692
1693 if (rxbuf)
1694 list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
1695
1696skip:
1697 for (; desc_cnt > 0; desc_cnt--) {
1698 desc = &sds_ring->desc_head[consumer];
1699 desc->status_desc_data[0] =
1700 cpu_to_le64(STATUS_OWNER_PHANTOM);
1701 consumer = get_next_index(consumer, sds_ring->num_desc);
1702 }
1703 count++;
1704 }
1705
1706 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
1707 struct nx_host_rds_ring *rds_ring =
1708 &adapter->recv_ctx.rds_rings[ring];
1709
1710 if (!list_empty(&sds_ring->free_list[ring])) {
1711 list_for_each(cur, &sds_ring->free_list[ring]) {
1712 rxbuf = list_entry(cur,
1713 struct netxen_rx_buffer, list);
1714 netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
1715 }
1716 spin_lock(&rds_ring->lock);
1717 netxen_merge_rx_buffers(&sds_ring->free_list[ring],
1718 &rds_ring->free_list);
1719 spin_unlock(&rds_ring->lock);
1720 }
1721
1722 netxen_post_rx_buffers_nodb(adapter, rds_ring);
1723 }
1724
1725 if (count) {
1726 sds_ring->consumer = consumer;
1727 NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
1728 }
1729
1730 return count;
1731}
1732
1733/* Process Command status ring */
1734int netxen_process_cmd_ring(struct netxen_adapter *adapter)
1735{
1736 u32 sw_consumer, hw_consumer;
1737 int count = 0, i;
1738 struct netxen_cmd_buffer *buffer;
1739 struct pci_dev *pdev = adapter->pdev;
1740 struct net_device *netdev = adapter->netdev;
1741 struct netxen_skb_frag *frag;
1742 int done = 0;
1743 struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
1744
1745 if (!spin_trylock_bh(&adapter->tx_clean_lock))
1746 return 1;
1747
1748 sw_consumer = tx_ring->sw_consumer;
1749 hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
1750
1751 while (sw_consumer != hw_consumer) {
1752 buffer = &tx_ring->cmd_buf_arr[sw_consumer];
1753 if (buffer->skb) {
1754 frag = &buffer->frag_array[0];
1755 dma_unmap_single(&pdev->dev, frag->dma, frag->length,
1756 DMA_TO_DEVICE);
1757 frag->dma = 0ULL;
1758 for (i = 1; i < buffer->frag_count; i++) {
1759 frag++; /* Get the next frag */
1760 dma_unmap_page(&pdev->dev, frag->dma,
1761 frag->length, DMA_TO_DEVICE);
1762 frag->dma = 0ULL;
1763 }
1764
1765 adapter->stats.xmitfinished++;
1766 dev_kfree_skb_any(buffer->skb);
1767 buffer->skb = NULL;
1768 }
1769
1770 sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
1771 if (++count >= MAX_STATUS_HANDLE)
1772 break;
1773 }
1774
1775 tx_ring->sw_consumer = sw_consumer;
1776
1777 if (count && netif_running(netdev)) {
1778 smp_mb();
1779
1780 if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev))
1781 if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH)
1782 netif_wake_queue(netdev);
1783 adapter->tx_timeo_cnt = 0;
1784 }
1785 /*
1786 * If everything is freed up to consumer then check if the ring is full
1787 * If the ring is full then check if more needs to be freed and
1788 * schedule the call back again.
1789 *
1790 * This happens when there are 2 CPUs. One could be freeing and the
1791 * other filling it. If the ring is full when we get out of here and
1792 * the card has already interrupted the host then the host can miss the
1793 * interrupt.
1794 *
1795 * There is still a possible race condition and the host could miss an
1796 * interrupt. The card has to take care of this.
1797 */
1798 hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
1799 done = (sw_consumer == hw_consumer);
1800 spin_unlock_bh(&adapter->tx_clean_lock);
1801
1802 return done;
1803}
1804
1805void
1806netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
1807 struct nx_host_rds_ring *rds_ring)
1808{
1809 struct rcv_desc *pdesc;
1810 struct netxen_rx_buffer *buffer;
1811 int producer, count = 0;
1812 netxen_ctx_msg msg = 0;
1813 struct list_head *head;
1814
1815 producer = rds_ring->producer;
1816
1817 head = &rds_ring->free_list;
1818 while (!list_empty(head)) {
1819
1820 buffer = list_entry(head->next, struct netxen_rx_buffer, list);
1821
1822 if (!buffer->skb) {
1823 if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
1824 break;
1825 }
1826
1827 count++;
1828 list_del(&buffer->list);
1829
1830 /* make a rcv descriptor */
1831 pdesc = &rds_ring->desc_head[producer];
1832 pdesc->addr_buffer = cpu_to_le64(buffer->dma);
1833 pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
1834 pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
1835
1836 producer = get_next_index(producer, rds_ring->num_desc);
1837 }
1838
1839 if (count) {
1840 rds_ring->producer = producer;
1841 NXWRIO(adapter, rds_ring->crb_rcv_producer,
1842 (producer-1) & (rds_ring->num_desc-1));
1843
1844 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
1845 /*
1846 * Write a doorbell msg to tell phanmon of change in
1847 * receive ring producer
1848 * Only for firmware version < 4.0.0
1849 */
1850 netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
1851 netxen_set_msg_privid(msg);
1852 netxen_set_msg_count(msg,
1853 ((producer - 1) &
1854 (rds_ring->num_desc - 1)));
1855 netxen_set_msg_ctxid(msg, adapter->portnum);
1856 netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
1857 NXWRIO(adapter, DB_NORMALIZE(adapter,
1858 NETXEN_RCV_PRODUCER_OFFSET), msg);
1859 }
1860 }
1861}
1862
1863static void
1864netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
1865 struct nx_host_rds_ring *rds_ring)
1866{
1867 struct rcv_desc *pdesc;
1868 struct netxen_rx_buffer *buffer;
1869 int producer, count = 0;
1870 struct list_head *head;
1871
1872 if (!spin_trylock(&rds_ring->lock))
1873 return;
1874
1875 producer = rds_ring->producer;
1876
1877 head = &rds_ring->free_list;
1878 while (!list_empty(head)) {
1879
1880 buffer = list_entry(head->next, struct netxen_rx_buffer, list);
1881
1882 if (!buffer->skb) {
1883 if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
1884 break;
1885 }
1886
1887 count++;
1888 list_del(&buffer->list);
1889
1890 /* make a rcv descriptor */
1891 pdesc = &rds_ring->desc_head[producer];
1892 pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
1893 pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
1894 pdesc->addr_buffer = cpu_to_le64(buffer->dma);
1895
1896 producer = get_next_index(producer, rds_ring->num_desc);
1897 }
1898
1899 if (count) {
1900 rds_ring->producer = producer;
1901 NXWRIO(adapter, rds_ring->crb_rcv_producer,
1902 (producer - 1) & (rds_ring->num_desc - 1));
1903 }
1904 spin_unlock(&rds_ring->lock);
1905}
1906
1907void netxen_nic_clear_stats(struct netxen_adapter *adapter)
1908{
1909 memset(&adapter->stats, 0, sizeof(adapter->stats));
1910}
1911
1/*
2 * Copyright (C) 2003 - 2009 NetXen, Inc.
3 * Copyright (C) 2009 - QLogic Corporation.
4 * All rights reserved.
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * as published by the Free Software Foundation; either version 2
9 * of the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful, but
12 * WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see <http://www.gnu.org/licenses/>.
18 *
19 * The full GNU General Public License is included in this distribution
20 * in the file called "COPYING".
21 *
22 */
23
24#include <linux/netdevice.h>
25#include <linux/delay.h>
26#include <linux/slab.h>
27#include <linux/if_vlan.h>
28#include <net/checksum.h>
29#include "netxen_nic.h"
30#include "netxen_nic_hw.h"
31
32struct crb_addr_pair {
33 u32 addr;
34 u32 data;
35};
36
37#define NETXEN_MAX_CRB_XFORM 60
38static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
39#define NETXEN_ADDR_ERROR (0xffffffff)
40
41#define crb_addr_transform(name) \
42 crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
43 NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
44
45#define NETXEN_NIC_XDMA_RESET 0x8000ff
46
47static void
48netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
49 struct nx_host_rds_ring *rds_ring);
50static int netxen_p3_has_mn(struct netxen_adapter *adapter);
51
52static void crb_addr_transform_setup(void)
53{
54 crb_addr_transform(XDMA);
55 crb_addr_transform(TIMR);
56 crb_addr_transform(SRE);
57 crb_addr_transform(SQN3);
58 crb_addr_transform(SQN2);
59 crb_addr_transform(SQN1);
60 crb_addr_transform(SQN0);
61 crb_addr_transform(SQS3);
62 crb_addr_transform(SQS2);
63 crb_addr_transform(SQS1);
64 crb_addr_transform(SQS0);
65 crb_addr_transform(RPMX7);
66 crb_addr_transform(RPMX6);
67 crb_addr_transform(RPMX5);
68 crb_addr_transform(RPMX4);
69 crb_addr_transform(RPMX3);
70 crb_addr_transform(RPMX2);
71 crb_addr_transform(RPMX1);
72 crb_addr_transform(RPMX0);
73 crb_addr_transform(ROMUSB);
74 crb_addr_transform(SN);
75 crb_addr_transform(QMN);
76 crb_addr_transform(QMS);
77 crb_addr_transform(PGNI);
78 crb_addr_transform(PGND);
79 crb_addr_transform(PGN3);
80 crb_addr_transform(PGN2);
81 crb_addr_transform(PGN1);
82 crb_addr_transform(PGN0);
83 crb_addr_transform(PGSI);
84 crb_addr_transform(PGSD);
85 crb_addr_transform(PGS3);
86 crb_addr_transform(PGS2);
87 crb_addr_transform(PGS1);
88 crb_addr_transform(PGS0);
89 crb_addr_transform(PS);
90 crb_addr_transform(PH);
91 crb_addr_transform(NIU);
92 crb_addr_transform(I2Q);
93 crb_addr_transform(EG);
94 crb_addr_transform(MN);
95 crb_addr_transform(MS);
96 crb_addr_transform(CAS2);
97 crb_addr_transform(CAS1);
98 crb_addr_transform(CAS0);
99 crb_addr_transform(CAM);
100 crb_addr_transform(C2C1);
101 crb_addr_transform(C2C0);
102 crb_addr_transform(SMB);
103 crb_addr_transform(OCM0);
104 crb_addr_transform(I2C0);
105}
106
107void netxen_release_rx_buffers(struct netxen_adapter *adapter)
108{
109 struct netxen_recv_context *recv_ctx;
110 struct nx_host_rds_ring *rds_ring;
111 struct netxen_rx_buffer *rx_buf;
112 int i, ring;
113
114 recv_ctx = &adapter->recv_ctx;
115 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
116 rds_ring = &recv_ctx->rds_rings[ring];
117 for (i = 0; i < rds_ring->num_desc; ++i) {
118 rx_buf = &(rds_ring->rx_buf_arr[i]);
119 if (rx_buf->state == NETXEN_BUFFER_FREE)
120 continue;
121 pci_unmap_single(adapter->pdev,
122 rx_buf->dma,
123 rds_ring->dma_size,
124 PCI_DMA_FROMDEVICE);
125 if (rx_buf->skb != NULL)
126 dev_kfree_skb_any(rx_buf->skb);
127 }
128 }
129}
130
131void netxen_release_tx_buffers(struct netxen_adapter *adapter)
132{
133 struct netxen_cmd_buffer *cmd_buf;
134 struct netxen_skb_frag *buffrag;
135 int i, j;
136 struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
137
138 spin_lock_bh(&adapter->tx_clean_lock);
139 cmd_buf = tx_ring->cmd_buf_arr;
140 for (i = 0; i < tx_ring->num_desc; i++) {
141 buffrag = cmd_buf->frag_array;
142 if (buffrag->dma) {
143 pci_unmap_single(adapter->pdev, buffrag->dma,
144 buffrag->length, PCI_DMA_TODEVICE);
145 buffrag->dma = 0ULL;
146 }
147 for (j = 1; j < cmd_buf->frag_count; j++) {
148 buffrag++;
149 if (buffrag->dma) {
150 pci_unmap_page(adapter->pdev, buffrag->dma,
151 buffrag->length,
152 PCI_DMA_TODEVICE);
153 buffrag->dma = 0ULL;
154 }
155 }
156 if (cmd_buf->skb) {
157 dev_kfree_skb_any(cmd_buf->skb);
158 cmd_buf->skb = NULL;
159 }
160 cmd_buf++;
161 }
162 spin_unlock_bh(&adapter->tx_clean_lock);
163}
164
165void netxen_free_sw_resources(struct netxen_adapter *adapter)
166{
167 struct netxen_recv_context *recv_ctx;
168 struct nx_host_rds_ring *rds_ring;
169 struct nx_host_tx_ring *tx_ring;
170 int ring;
171
172 recv_ctx = &adapter->recv_ctx;
173
174 if (recv_ctx->rds_rings == NULL)
175 goto skip_rds;
176
177 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
178 rds_ring = &recv_ctx->rds_rings[ring];
179 vfree(rds_ring->rx_buf_arr);
180 rds_ring->rx_buf_arr = NULL;
181 }
182 kfree(recv_ctx->rds_rings);
183
184skip_rds:
185 if (adapter->tx_ring == NULL)
186 return;
187
188 tx_ring = adapter->tx_ring;
189 vfree(tx_ring->cmd_buf_arr);
190 kfree(tx_ring);
191 adapter->tx_ring = NULL;
192}
193
194int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
195{
196 struct netxen_recv_context *recv_ctx;
197 struct nx_host_rds_ring *rds_ring;
198 struct nx_host_sds_ring *sds_ring;
199 struct nx_host_tx_ring *tx_ring;
200 struct netxen_rx_buffer *rx_buf;
201 int ring, i;
202
203 struct netxen_cmd_buffer *cmd_buf_arr;
204 struct net_device *netdev = adapter->netdev;
205
206 tx_ring = kzalloc(sizeof(struct nx_host_tx_ring), GFP_KERNEL);
207 if (tx_ring == NULL)
208 return -ENOMEM;
209
210 adapter->tx_ring = tx_ring;
211
212 tx_ring->num_desc = adapter->num_txd;
213 tx_ring->txq = netdev_get_tx_queue(netdev, 0);
214
215 cmd_buf_arr = vzalloc(TX_BUFF_RINGSIZE(tx_ring));
216 if (cmd_buf_arr == NULL)
217 goto err_out;
218
219 tx_ring->cmd_buf_arr = cmd_buf_arr;
220
221 recv_ctx = &adapter->recv_ctx;
222
223 rds_ring = kcalloc(adapter->max_rds_rings,
224 sizeof(struct nx_host_rds_ring), GFP_KERNEL);
225 if (rds_ring == NULL)
226 goto err_out;
227
228 recv_ctx->rds_rings = rds_ring;
229
230 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
231 rds_ring = &recv_ctx->rds_rings[ring];
232 switch (ring) {
233 case RCV_RING_NORMAL:
234 rds_ring->num_desc = adapter->num_rxd;
235 if (adapter->ahw.cut_through) {
236 rds_ring->dma_size =
237 NX_CT_DEFAULT_RX_BUF_LEN;
238 rds_ring->skb_size =
239 NX_CT_DEFAULT_RX_BUF_LEN;
240 } else {
241 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
242 rds_ring->dma_size =
243 NX_P3_RX_BUF_MAX_LEN;
244 else
245 rds_ring->dma_size =
246 NX_P2_RX_BUF_MAX_LEN;
247 rds_ring->skb_size =
248 rds_ring->dma_size + NET_IP_ALIGN;
249 }
250 break;
251
252 case RCV_RING_JUMBO:
253 rds_ring->num_desc = adapter->num_jumbo_rxd;
254 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
255 rds_ring->dma_size =
256 NX_P3_RX_JUMBO_BUF_MAX_LEN;
257 else
258 rds_ring->dma_size =
259 NX_P2_RX_JUMBO_BUF_MAX_LEN;
260
261 if (adapter->capabilities & NX_CAP0_HW_LRO)
262 rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
263
264 rds_ring->skb_size =
265 rds_ring->dma_size + NET_IP_ALIGN;
266 break;
267
268 case RCV_RING_LRO:
269 rds_ring->num_desc = adapter->num_lro_rxd;
270 rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
271 rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
272 break;
273
274 }
275 rds_ring->rx_buf_arr = vzalloc(RCV_BUFF_RINGSIZE(rds_ring));
276 if (rds_ring->rx_buf_arr == NULL)
277 /* free whatever was already allocated */
278 goto err_out;
279
280 INIT_LIST_HEAD(&rds_ring->free_list);
281 /*
282 * Now go through all of them, set reference handles
283 * and put them in the queues.
284 */
285 rx_buf = rds_ring->rx_buf_arr;
286 for (i = 0; i < rds_ring->num_desc; i++) {
287 list_add_tail(&rx_buf->list,
288 &rds_ring->free_list);
289 rx_buf->ref_handle = i;
290 rx_buf->state = NETXEN_BUFFER_FREE;
291 rx_buf++;
292 }
293 spin_lock_init(&rds_ring->lock);
294 }
295
296 for (ring = 0; ring < adapter->max_sds_rings; ring++) {
297 sds_ring = &recv_ctx->sds_rings[ring];
298 sds_ring->irq = adapter->msix_entries[ring].vector;
299 sds_ring->adapter = adapter;
300 sds_ring->num_desc = adapter->num_rxd;
301
302 for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
303 INIT_LIST_HEAD(&sds_ring->free_list[i]);
304 }
305
306 return 0;
307
308err_out:
309 netxen_free_sw_resources(adapter);
310 return -ENOMEM;
311}
312
313/*
314 * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
315 * address to external PCI CRB address.
316 */
317static u32 netxen_decode_crb_addr(u32 addr)
318{
319 int i;
320 u32 base_addr, offset, pci_base;
321
322 crb_addr_transform_setup();
323
324 pci_base = NETXEN_ADDR_ERROR;
325 base_addr = addr & 0xfff00000;
326 offset = addr & 0x000fffff;
327
328 for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
329 if (crb_addr_xform[i] == base_addr) {
330 pci_base = i << 20;
331 break;
332 }
333 }
334 if (pci_base == NETXEN_ADDR_ERROR)
335 return pci_base;
336 else
337 return pci_base + offset;
338}
339
340#define NETXEN_MAX_ROM_WAIT_USEC 100
341
342static int netxen_wait_rom_done(struct netxen_adapter *adapter)
343{
344 long timeout = 0;
345 long done = 0;
346
347 cond_resched();
348
349 while (done == 0) {
350 done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
351 done &= 2;
352 if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
353 dev_err(&adapter->pdev->dev,
354 "Timeout reached waiting for rom done");
355 return -EIO;
356 }
357 udelay(1);
358 }
359 return 0;
360}
361
362static int do_rom_fast_read(struct netxen_adapter *adapter,
363 int addr, int *valp)
364{
365 NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
366 NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
367 NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
368 NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
369 if (netxen_wait_rom_done(adapter)) {
370 printk("Error waiting for rom done\n");
371 return -EIO;
372 }
373 /* reset abyte_cnt and dummy_byte_cnt */
374 NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
375 udelay(10);
376 NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
377
378 *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
379 return 0;
380}
381
382static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
383 u8 *bytes, size_t size)
384{
385 int addridx;
386 int ret = 0;
387
388 for (addridx = addr; addridx < (addr + size); addridx += 4) {
389 int v;
390 ret = do_rom_fast_read(adapter, addridx, &v);
391 if (ret != 0)
392 break;
393 *(__le32 *)bytes = cpu_to_le32(v);
394 bytes += 4;
395 }
396
397 return ret;
398}
399
400int
401netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
402 u8 *bytes, size_t size)
403{
404 int ret;
405
406 ret = netxen_rom_lock(adapter);
407 if (ret < 0)
408 return ret;
409
410 ret = do_rom_fast_read_words(adapter, addr, bytes, size);
411
412 netxen_rom_unlock(adapter);
413 return ret;
414}
415
416int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
417{
418 int ret;
419
420 if (netxen_rom_lock(adapter) != 0)
421 return -EIO;
422
423 ret = do_rom_fast_read(adapter, addr, valp);
424 netxen_rom_unlock(adapter);
425 return ret;
426}
427
428#define NETXEN_BOARDTYPE 0x4008
429#define NETXEN_BOARDNUM 0x400c
430#define NETXEN_CHIPNUM 0x4010
431
432int netxen_pinit_from_rom(struct netxen_adapter *adapter)
433{
434 int addr, val;
435 int i, n, init_delay = 0;
436 struct crb_addr_pair *buf;
437 unsigned offset;
438 u32 off;
439
440 /* resetall */
441 netxen_rom_lock(adapter);
442 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xfeffffff);
443 netxen_rom_unlock(adapter);
444
445 if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
446 if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
447 (n != 0xcafecafe) ||
448 netxen_rom_fast_read(adapter, 4, &n) != 0) {
449 printk(KERN_ERR "%s: ERROR Reading crb_init area: "
450 "n: %08x\n", netxen_nic_driver_name, n);
451 return -EIO;
452 }
453 offset = n & 0xffffU;
454 n = (n >> 16) & 0xffffU;
455 } else {
456 if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
457 !(n & 0x80000000)) {
458 printk(KERN_ERR "%s: ERROR Reading crb_init area: "
459 "n: %08x\n", netxen_nic_driver_name, n);
460 return -EIO;
461 }
462 offset = 1;
463 n &= ~0x80000000;
464 }
465
466 if (n >= 1024) {
467 printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
468 " initialized.\n", __func__, n);
469 return -EIO;
470 }
471
472 buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
473 if (buf == NULL)
474 return -ENOMEM;
475
476 for (i = 0; i < n; i++) {
477 if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
478 netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
479 kfree(buf);
480 return -EIO;
481 }
482
483 buf[i].addr = addr;
484 buf[i].data = val;
485
486 }
487
488 for (i = 0; i < n; i++) {
489
490 off = netxen_decode_crb_addr(buf[i].addr);
491 if (off == NETXEN_ADDR_ERROR) {
492 printk(KERN_ERR"CRB init value out of range %x\n",
493 buf[i].addr);
494 continue;
495 }
496 off += NETXEN_PCI_CRBSPACE;
497
498 if (off & 1)
499 continue;
500
501 /* skipping cold reboot MAGIC */
502 if (off == NETXEN_CAM_RAM(0x1fc))
503 continue;
504
505 if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
506 if (off == (NETXEN_CRB_I2C0 + 0x1c))
507 continue;
508 /* do not reset PCI */
509 if (off == (ROMUSB_GLB + 0xbc))
510 continue;
511 if (off == (ROMUSB_GLB + 0xa8))
512 continue;
513 if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
514 continue;
515 if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
516 continue;
517 if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
518 continue;
519 if ((off & 0x0ff00000) == NETXEN_CRB_DDR_NET)
520 continue;
521 if (off == (NETXEN_CRB_PEG_NET_1 + 0x18) &&
522 !NX_IS_REVISION_P3P(adapter->ahw.revision_id))
523 buf[i].data = 0x1020;
524 /* skip the function enable register */
525 if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
526 continue;
527 if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
528 continue;
529 if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
530 continue;
531 }
532
533 init_delay = 1;
534 /* After writing this register, HW needs time for CRB */
535 /* to quiet down (else crb_window returns 0xffffffff) */
536 if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
537 init_delay = 1000;
538 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
539 /* hold xdma in reset also */
540 buf[i].data = NETXEN_NIC_XDMA_RESET;
541 buf[i].data = 0x8000ff;
542 }
543 }
544
545 NXWR32(adapter, off, buf[i].data);
546
547 msleep(init_delay);
548 }
549 kfree(buf);
550
551 /* disable_peg_cache_all */
552
553 /* unreset_net_cache */
554 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
555 val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
556 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
557 }
558
559 /* p2dn replyCount */
560 NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
561 /* disable_peg_cache 0 */
562 NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
563 /* disable_peg_cache 1 */
564 NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
565
566 /* peg_clr_all */
567
568 /* peg_clr 0 */
569 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
570 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
571 /* peg_clr 1 */
572 NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
573 NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
574 /* peg_clr 2 */
575 NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
576 NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
577 /* peg_clr 3 */
578 NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
579 NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
580 return 0;
581}
582
583static struct uni_table_desc *nx_get_table_desc(const u8 *unirom, int section)
584{
585 uint32_t i;
586 struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
587 __le32 entries = cpu_to_le32(directory->num_entries);
588
589 for (i = 0; i < entries; i++) {
590
591 __le32 offs = cpu_to_le32(directory->findex) +
592 (i * cpu_to_le32(directory->entry_size));
593 __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
594
595 if (tab_type == section)
596 return (struct uni_table_desc *) &unirom[offs];
597 }
598
599 return NULL;
600}
601
602#define QLCNIC_FILEHEADER_SIZE (14 * 4)
603
604static int
605netxen_nic_validate_header(struct netxen_adapter *adapter)
606{
607 const u8 *unirom = adapter->fw->data;
608 struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
609 u32 fw_file_size = adapter->fw->size;
610 u32 tab_size;
611 __le32 entries;
612 __le32 entry_size;
613
614 if (fw_file_size < QLCNIC_FILEHEADER_SIZE)
615 return -EINVAL;
616
617 entries = cpu_to_le32(directory->num_entries);
618 entry_size = cpu_to_le32(directory->entry_size);
619 tab_size = cpu_to_le32(directory->findex) + (entries * entry_size);
620
621 if (fw_file_size < tab_size)
622 return -EINVAL;
623
624 return 0;
625}
626
627static int
628netxen_nic_validate_bootld(struct netxen_adapter *adapter)
629{
630 struct uni_table_desc *tab_desc;
631 struct uni_data_desc *descr;
632 const u8 *unirom = adapter->fw->data;
633 __le32 idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
634 NX_UNI_BOOTLD_IDX_OFF));
635 u32 offs;
636 u32 tab_size;
637 u32 data_size;
638
639 tab_desc = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_BOOTLD);
640
641 if (!tab_desc)
642 return -EINVAL;
643
644 tab_size = cpu_to_le32(tab_desc->findex) +
645 (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
646
647 if (adapter->fw->size < tab_size)
648 return -EINVAL;
649
650 offs = cpu_to_le32(tab_desc->findex) +
651 (cpu_to_le32(tab_desc->entry_size) * (idx));
652 descr = (struct uni_data_desc *)&unirom[offs];
653
654 data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
655
656 if (adapter->fw->size < data_size)
657 return -EINVAL;
658
659 return 0;
660}
661
662static int
663netxen_nic_validate_fw(struct netxen_adapter *adapter)
664{
665 struct uni_table_desc *tab_desc;
666 struct uni_data_desc *descr;
667 const u8 *unirom = adapter->fw->data;
668 __le32 idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
669 NX_UNI_FIRMWARE_IDX_OFF));
670 u32 offs;
671 u32 tab_size;
672 u32 data_size;
673
674 tab_desc = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_FW);
675
676 if (!tab_desc)
677 return -EINVAL;
678
679 tab_size = cpu_to_le32(tab_desc->findex) +
680 (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
681
682 if (adapter->fw->size < tab_size)
683 return -EINVAL;
684
685 offs = cpu_to_le32(tab_desc->findex) +
686 (cpu_to_le32(tab_desc->entry_size) * (idx));
687 descr = (struct uni_data_desc *)&unirom[offs];
688 data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
689
690 if (adapter->fw->size < data_size)
691 return -EINVAL;
692
693 return 0;
694}
695
696
697static int
698netxen_nic_validate_product_offs(struct netxen_adapter *adapter)
699{
700 struct uni_table_desc *ptab_descr;
701 const u8 *unirom = adapter->fw->data;
702 int mn_present = (NX_IS_REVISION_P2(adapter->ahw.revision_id)) ?
703 1 : netxen_p3_has_mn(adapter);
704 __le32 entries;
705 __le32 entry_size;
706 u32 tab_size;
707 u32 i;
708
709 ptab_descr = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_PRODUCT_TBL);
710 if (ptab_descr == NULL)
711 return -EINVAL;
712
713 entries = cpu_to_le32(ptab_descr->num_entries);
714 entry_size = cpu_to_le32(ptab_descr->entry_size);
715 tab_size = cpu_to_le32(ptab_descr->findex) + (entries * entry_size);
716
717 if (adapter->fw->size < tab_size)
718 return -EINVAL;
719
720nomn:
721 for (i = 0; i < entries; i++) {
722
723 __le32 flags, file_chiprev, offs;
724 u8 chiprev = adapter->ahw.revision_id;
725 uint32_t flagbit;
726
727 offs = cpu_to_le32(ptab_descr->findex) +
728 (i * cpu_to_le32(ptab_descr->entry_size));
729 flags = cpu_to_le32(*((int *)&unirom[offs] + NX_UNI_FLAGS_OFF));
730 file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
731 NX_UNI_CHIP_REV_OFF));
732
733 flagbit = mn_present ? 1 : 2;
734
735 if ((chiprev == file_chiprev) &&
736 ((1ULL << flagbit) & flags)) {
737 adapter->file_prd_off = offs;
738 return 0;
739 }
740 }
741
742 if (mn_present && NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
743 mn_present = 0;
744 goto nomn;
745 }
746
747 return -EINVAL;
748}
749
750static int
751netxen_nic_validate_unified_romimage(struct netxen_adapter *adapter)
752{
753 if (netxen_nic_validate_header(adapter)) {
754 dev_err(&adapter->pdev->dev,
755 "unified image: header validation failed\n");
756 return -EINVAL;
757 }
758
759 if (netxen_nic_validate_product_offs(adapter)) {
760 dev_err(&adapter->pdev->dev,
761 "unified image: product validation failed\n");
762 return -EINVAL;
763 }
764
765 if (netxen_nic_validate_bootld(adapter)) {
766 dev_err(&adapter->pdev->dev,
767 "unified image: bootld validation failed\n");
768 return -EINVAL;
769 }
770
771 if (netxen_nic_validate_fw(adapter)) {
772 dev_err(&adapter->pdev->dev,
773 "unified image: firmware validation failed\n");
774 return -EINVAL;
775 }
776
777 return 0;
778}
779
780static struct uni_data_desc *nx_get_data_desc(struct netxen_adapter *adapter,
781 u32 section, u32 idx_offset)
782{
783 const u8 *unirom = adapter->fw->data;
784 int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
785 idx_offset));
786 struct uni_table_desc *tab_desc;
787 __le32 offs;
788
789 tab_desc = nx_get_table_desc(unirom, section);
790
791 if (tab_desc == NULL)
792 return NULL;
793
794 offs = cpu_to_le32(tab_desc->findex) +
795 (cpu_to_le32(tab_desc->entry_size) * idx);
796
797 return (struct uni_data_desc *)&unirom[offs];
798}
799
800static u8 *
801nx_get_bootld_offs(struct netxen_adapter *adapter)
802{
803 u32 offs = NETXEN_BOOTLD_START;
804
805 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
806 offs = cpu_to_le32((nx_get_data_desc(adapter,
807 NX_UNI_DIR_SECT_BOOTLD,
808 NX_UNI_BOOTLD_IDX_OFF))->findex);
809
810 return (u8 *)&adapter->fw->data[offs];
811}
812
813static u8 *
814nx_get_fw_offs(struct netxen_adapter *adapter)
815{
816 u32 offs = NETXEN_IMAGE_START;
817
818 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
819 offs = cpu_to_le32((nx_get_data_desc(adapter,
820 NX_UNI_DIR_SECT_FW,
821 NX_UNI_FIRMWARE_IDX_OFF))->findex);
822
823 return (u8 *)&adapter->fw->data[offs];
824}
825
826static __le32
827nx_get_fw_size(struct netxen_adapter *adapter)
828{
829 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
830 return cpu_to_le32((nx_get_data_desc(adapter,
831 NX_UNI_DIR_SECT_FW,
832 NX_UNI_FIRMWARE_IDX_OFF))->size);
833 else
834 return cpu_to_le32(
835 *(u32 *)&adapter->fw->data[NX_FW_SIZE_OFFSET]);
836}
837
838static __le32
839nx_get_fw_version(struct netxen_adapter *adapter)
840{
841 struct uni_data_desc *fw_data_desc;
842 const struct firmware *fw = adapter->fw;
843 __le32 major, minor, sub;
844 const u8 *ver_str;
845 int i, ret = 0;
846
847 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
848
849 fw_data_desc = nx_get_data_desc(adapter,
850 NX_UNI_DIR_SECT_FW, NX_UNI_FIRMWARE_IDX_OFF);
851 ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
852 cpu_to_le32(fw_data_desc->size) - 17;
853
854 for (i = 0; i < 12; i++) {
855 if (!strncmp(&ver_str[i], "REV=", 4)) {
856 ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
857 &major, &minor, &sub);
858 break;
859 }
860 }
861
862 if (ret != 3)
863 return 0;
864
865 return major + (minor << 8) + (sub << 16);
866
867 } else
868 return cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
869}
870
871static __le32
872nx_get_bios_version(struct netxen_adapter *adapter)
873{
874 const struct firmware *fw = adapter->fw;
875 __le32 bios_ver, prd_off = adapter->file_prd_off;
876
877 if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
878 bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
879 + NX_UNI_BIOS_VERSION_OFF));
880 return (bios_ver << 16) + ((bios_ver >> 8) & 0xff00) +
881 (bios_ver >> 24);
882 } else
883 return cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
884
885}
886
887int
888netxen_need_fw_reset(struct netxen_adapter *adapter)
889{
890 u32 count, old_count;
891 u32 val, version, major, minor, build;
892 int i, timeout;
893 u8 fw_type;
894
895 /* NX2031 firmware doesn't support heartbit */
896 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
897 return 1;
898
899 if (adapter->need_fw_reset)
900 return 1;
901
902 /* last attempt had failed */
903 if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
904 return 1;
905
906 old_count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
907
908 for (i = 0; i < 10; i++) {
909
910 timeout = msleep_interruptible(200);
911 if (timeout) {
912 NXWR32(adapter, CRB_CMDPEG_STATE,
913 PHAN_INITIALIZE_FAILED);
914 return -EINTR;
915 }
916
917 count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
918 if (count != old_count)
919 break;
920 }
921
922 /* firmware is dead */
923 if (count == old_count)
924 return 1;
925
926 /* check if we have got newer or different file firmware */
927 if (adapter->fw) {
928
929 val = nx_get_fw_version(adapter);
930
931 version = NETXEN_DECODE_VERSION(val);
932
933 major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
934 minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
935 build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
936
937 if (version > NETXEN_VERSION_CODE(major, minor, build))
938 return 1;
939
940 if (version == NETXEN_VERSION_CODE(major, minor, build) &&
941 adapter->fw_type != NX_UNIFIED_ROMIMAGE) {
942
943 val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
944 fw_type = (val & 0x4) ?
945 NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
946
947 if (adapter->fw_type != fw_type)
948 return 1;
949 }
950 }
951
952 return 0;
953}
954
955#define NETXEN_MIN_P3_FW_SUPP NETXEN_VERSION_CODE(4, 0, 505)
956
957int
958netxen_check_flash_fw_compatibility(struct netxen_adapter *adapter)
959{
960 u32 flash_fw_ver, min_fw_ver;
961
962 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
963 return 0;
964
965 if (netxen_rom_fast_read(adapter,
966 NX_FW_VERSION_OFFSET, (int *)&flash_fw_ver)) {
967 dev_err(&adapter->pdev->dev, "Unable to read flash fw"
968 "version\n");
969 return -EIO;
970 }
971
972 flash_fw_ver = NETXEN_DECODE_VERSION(flash_fw_ver);
973 min_fw_ver = NETXEN_MIN_P3_FW_SUPP;
974 if (flash_fw_ver >= min_fw_ver)
975 return 0;
976
977 dev_info(&adapter->pdev->dev, "Flash fw[%d.%d.%d] is < min fw supported"
978 "[4.0.505]. Please update firmware on flash\n",
979 _major(flash_fw_ver), _minor(flash_fw_ver),
980 _build(flash_fw_ver));
981 return -EINVAL;
982}
983
984static char *fw_name[] = {
985 NX_P2_MN_ROMIMAGE_NAME,
986 NX_P3_CT_ROMIMAGE_NAME,
987 NX_P3_MN_ROMIMAGE_NAME,
988 NX_UNIFIED_ROMIMAGE_NAME,
989 NX_FLASH_ROMIMAGE_NAME,
990};
991
992int
993netxen_load_firmware(struct netxen_adapter *adapter)
994{
995 u64 *ptr64;
996 u32 i, flashaddr, size;
997 const struct firmware *fw = adapter->fw;
998 struct pci_dev *pdev = adapter->pdev;
999
1000 dev_info(&pdev->dev, "loading firmware from %s\n",
1001 fw_name[adapter->fw_type]);
1002
1003 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
1004 NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
1005
1006 if (fw) {
1007 __le64 data;
1008
1009 size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
1010
1011 ptr64 = (u64 *)nx_get_bootld_offs(adapter);
1012 flashaddr = NETXEN_BOOTLD_START;
1013
1014 for (i = 0; i < size; i++) {
1015 data = cpu_to_le64(ptr64[i]);
1016
1017 if (adapter->pci_mem_write(adapter, flashaddr, data))
1018 return -EIO;
1019
1020 flashaddr += 8;
1021 }
1022
1023 size = (__force u32)nx_get_fw_size(adapter) / 8;
1024
1025 ptr64 = (u64 *)nx_get_fw_offs(adapter);
1026 flashaddr = NETXEN_IMAGE_START;
1027
1028 for (i = 0; i < size; i++) {
1029 data = cpu_to_le64(ptr64[i]);
1030
1031 if (adapter->pci_mem_write(adapter,
1032 flashaddr, data))
1033 return -EIO;
1034
1035 flashaddr += 8;
1036 }
1037
1038 size = (__force u32)nx_get_fw_size(adapter) % 8;
1039 if (size) {
1040 data = cpu_to_le64(ptr64[i]);
1041
1042 if (adapter->pci_mem_write(adapter,
1043 flashaddr, data))
1044 return -EIO;
1045 }
1046
1047 } else {
1048 u64 data;
1049 u32 hi, lo;
1050
1051 size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
1052 flashaddr = NETXEN_BOOTLD_START;
1053
1054 for (i = 0; i < size; i++) {
1055 if (netxen_rom_fast_read(adapter,
1056 flashaddr, (int *)&lo) != 0)
1057 return -EIO;
1058 if (netxen_rom_fast_read(adapter,
1059 flashaddr + 4, (int *)&hi) != 0)
1060 return -EIO;
1061
1062 /* hi, lo are already in host endian byteorder */
1063 data = (((u64)hi << 32) | lo);
1064
1065 if (adapter->pci_mem_write(adapter,
1066 flashaddr, data))
1067 return -EIO;
1068
1069 flashaddr += 8;
1070 }
1071 }
1072 msleep(1);
1073
1074 if (NX_IS_REVISION_P3P(adapter->ahw.revision_id)) {
1075 NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x18, 0x1020);
1076 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001e);
1077 } else if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
1078 NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
1079 else {
1080 NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
1081 NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
1082 }
1083
1084 return 0;
1085}
1086
1087static int
1088netxen_validate_firmware(struct netxen_adapter *adapter)
1089{
1090 __le32 val;
1091 __le32 flash_fw_ver;
1092 u32 file_fw_ver, min_ver, bios;
1093 struct pci_dev *pdev = adapter->pdev;
1094 const struct firmware *fw = adapter->fw;
1095 u8 fw_type = adapter->fw_type;
1096 u32 crbinit_fix_fw;
1097
1098 if (fw_type == NX_UNIFIED_ROMIMAGE) {
1099 if (netxen_nic_validate_unified_romimage(adapter))
1100 return -EINVAL;
1101 } else {
1102 val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
1103 if ((__force u32)val != NETXEN_BDINFO_MAGIC)
1104 return -EINVAL;
1105
1106 if (fw->size < NX_FW_MIN_SIZE)
1107 return -EINVAL;
1108 }
1109
1110 val = nx_get_fw_version(adapter);
1111
1112 if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
1113 min_ver = NETXEN_MIN_P3_FW_SUPP;
1114 else
1115 min_ver = NETXEN_VERSION_CODE(3, 4, 216);
1116
1117 file_fw_ver = NETXEN_DECODE_VERSION(val);
1118
1119 if ((_major(file_fw_ver) > _NETXEN_NIC_LINUX_MAJOR) ||
1120 (file_fw_ver < min_ver)) {
1121 dev_err(&pdev->dev,
1122 "%s: firmware version %d.%d.%d unsupported\n",
1123 fw_name[fw_type], _major(file_fw_ver), _minor(file_fw_ver),
1124 _build(file_fw_ver));
1125 return -EINVAL;
1126 }
1127 val = nx_get_bios_version(adapter);
1128 netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
1129 if ((__force u32)val != bios) {
1130 dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
1131 fw_name[fw_type]);
1132 return -EINVAL;
1133 }
1134
1135 if (netxen_rom_fast_read(adapter,
1136 NX_FW_VERSION_OFFSET, (int *)&flash_fw_ver)) {
1137 dev_err(&pdev->dev, "Unable to read flash fw version\n");
1138 return -EIO;
1139 }
1140 flash_fw_ver = NETXEN_DECODE_VERSION(flash_fw_ver);
1141
1142 /* New fw from file is not allowed, if fw on flash is < 4.0.554 */
1143 crbinit_fix_fw = NETXEN_VERSION_CODE(4, 0, 554);
1144 if (file_fw_ver >= crbinit_fix_fw && flash_fw_ver < crbinit_fix_fw &&
1145 NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
1146 dev_err(&pdev->dev, "Incompatibility detected between driver "
1147 "and firmware version on flash. This configuration "
1148 "is not recommended. Please update the firmware on "
1149 "flash immediately\n");
1150 return -EINVAL;
1151 }
1152
1153 /* check if flashed firmware is newer only for no-mn and P2 case*/
1154 if (!netxen_p3_has_mn(adapter) ||
1155 NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
1156 if (flash_fw_ver > file_fw_ver) {
1157 dev_info(&pdev->dev, "%s: firmware is older than flash\n",
1158 fw_name[fw_type]);
1159 return -EINVAL;
1160 }
1161 }
1162
1163 NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
1164 return 0;
1165}
1166
1167static void
1168nx_get_next_fwtype(struct netxen_adapter *adapter)
1169{
1170 u8 fw_type;
1171
1172 switch (adapter->fw_type) {
1173 case NX_UNKNOWN_ROMIMAGE:
1174 fw_type = NX_UNIFIED_ROMIMAGE;
1175 break;
1176
1177 case NX_UNIFIED_ROMIMAGE:
1178 if (NX_IS_REVISION_P3P(adapter->ahw.revision_id))
1179 fw_type = NX_FLASH_ROMIMAGE;
1180 else if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
1181 fw_type = NX_P2_MN_ROMIMAGE;
1182 else if (netxen_p3_has_mn(adapter))
1183 fw_type = NX_P3_MN_ROMIMAGE;
1184 else
1185 fw_type = NX_P3_CT_ROMIMAGE;
1186 break;
1187
1188 case NX_P3_MN_ROMIMAGE:
1189 fw_type = NX_P3_CT_ROMIMAGE;
1190 break;
1191
1192 case NX_P2_MN_ROMIMAGE:
1193 case NX_P3_CT_ROMIMAGE:
1194 default:
1195 fw_type = NX_FLASH_ROMIMAGE;
1196 break;
1197 }
1198
1199 adapter->fw_type = fw_type;
1200}
1201
1202static int
1203netxen_p3_has_mn(struct netxen_adapter *adapter)
1204{
1205 u32 capability, flashed_ver;
1206 capability = 0;
1207
1208 /* NX2031 always had MN */
1209 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
1210 return 1;
1211
1212 netxen_rom_fast_read(adapter,
1213 NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
1214 flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
1215
1216 if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
1217
1218 capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
1219 if (capability & NX_PEG_TUNE_MN_PRESENT)
1220 return 1;
1221 }
1222 return 0;
1223}
1224
1225void netxen_request_firmware(struct netxen_adapter *adapter)
1226{
1227 struct pci_dev *pdev = adapter->pdev;
1228 int rc = 0;
1229
1230 adapter->fw_type = NX_UNKNOWN_ROMIMAGE;
1231
1232next:
1233 nx_get_next_fwtype(adapter);
1234
1235 if (adapter->fw_type == NX_FLASH_ROMIMAGE) {
1236 adapter->fw = NULL;
1237 } else {
1238 rc = request_firmware(&adapter->fw,
1239 fw_name[adapter->fw_type], &pdev->dev);
1240 if (rc != 0)
1241 goto next;
1242
1243 rc = netxen_validate_firmware(adapter);
1244 if (rc != 0) {
1245 release_firmware(adapter->fw);
1246 msleep(1);
1247 goto next;
1248 }
1249 }
1250}
1251
1252
1253void
1254netxen_release_firmware(struct netxen_adapter *adapter)
1255{
1256 release_firmware(adapter->fw);
1257 adapter->fw = NULL;
1258}
1259
1260int netxen_init_dummy_dma(struct netxen_adapter *adapter)
1261{
1262 u64 addr;
1263 u32 hi, lo;
1264
1265 if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
1266 return 0;
1267
1268 adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
1269 NETXEN_HOST_DUMMY_DMA_SIZE,
1270 &adapter->dummy_dma.phys_addr);
1271 if (adapter->dummy_dma.addr == NULL) {
1272 dev_err(&adapter->pdev->dev,
1273 "ERROR: Could not allocate dummy DMA memory\n");
1274 return -ENOMEM;
1275 }
1276
1277 addr = (uint64_t) adapter->dummy_dma.phys_addr;
1278 hi = (addr >> 32) & 0xffffffff;
1279 lo = addr & 0xffffffff;
1280
1281 NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
1282 NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
1283
1284 return 0;
1285}
1286
1287/*
1288 * NetXen DMA watchdog control:
1289 *
1290 * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
1291 * Bit 1 : disable_request => 1 req disable dma watchdog
1292 * Bit 2 : enable_request => 1 req enable dma watchdog
1293 * Bit 3-31 : unused
1294 */
1295void netxen_free_dummy_dma(struct netxen_adapter *adapter)
1296{
1297 int i = 100;
1298 u32 ctrl;
1299
1300 if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
1301 return;
1302
1303 if (!adapter->dummy_dma.addr)
1304 return;
1305
1306 ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
1307 if ((ctrl & 0x1) != 0) {
1308 NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
1309
1310 while ((ctrl & 0x1) != 0) {
1311
1312 msleep(50);
1313
1314 ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
1315
1316 if (--i == 0)
1317 break;
1318 }
1319 }
1320
1321 if (i) {
1322 pci_free_consistent(adapter->pdev,
1323 NETXEN_HOST_DUMMY_DMA_SIZE,
1324 adapter->dummy_dma.addr,
1325 adapter->dummy_dma.phys_addr);
1326 adapter->dummy_dma.addr = NULL;
1327 } else
1328 dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
1329}
1330
1331int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
1332{
1333 u32 val = 0;
1334 int retries = 60;
1335
1336 if (pegtune_val)
1337 return 0;
1338
1339 do {
1340 val = NXRD32(adapter, CRB_CMDPEG_STATE);
1341 switch (val) {
1342 case PHAN_INITIALIZE_COMPLETE:
1343 case PHAN_INITIALIZE_ACK:
1344 return 0;
1345 case PHAN_INITIALIZE_FAILED:
1346 goto out_err;
1347 default:
1348 break;
1349 }
1350
1351 msleep(500);
1352
1353 } while (--retries);
1354
1355 NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
1356
1357out_err:
1358 dev_warn(&adapter->pdev->dev, "firmware init failed\n");
1359 return -EIO;
1360}
1361
1362static int
1363netxen_receive_peg_ready(struct netxen_adapter *adapter)
1364{
1365 u32 val = 0;
1366 int retries = 2000;
1367
1368 do {
1369 val = NXRD32(adapter, CRB_RCVPEG_STATE);
1370
1371 if (val == PHAN_PEG_RCV_INITIALIZED)
1372 return 0;
1373
1374 msleep(10);
1375
1376 } while (--retries);
1377
1378 pr_err("Receive Peg initialization not complete, state: 0x%x.\n", val);
1379 return -EIO;
1380}
1381
1382int netxen_init_firmware(struct netxen_adapter *adapter)
1383{
1384 int err;
1385
1386 err = netxen_receive_peg_ready(adapter);
1387 if (err)
1388 return err;
1389
1390 NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
1391 NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
1392 NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
1393
1394 if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
1395 NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
1396
1397 return err;
1398}
1399
1400static void
1401netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
1402{
1403 u32 cable_OUI;
1404 u16 cable_len;
1405 u16 link_speed;
1406 u8 link_status, module, duplex, autoneg;
1407 struct net_device *netdev = adapter->netdev;
1408
1409 adapter->has_link_events = 1;
1410
1411 cable_OUI = msg->body[1] & 0xffffffff;
1412 cable_len = (msg->body[1] >> 32) & 0xffff;
1413 link_speed = (msg->body[1] >> 48) & 0xffff;
1414
1415 link_status = msg->body[2] & 0xff;
1416 duplex = (msg->body[2] >> 16) & 0xff;
1417 autoneg = (msg->body[2] >> 24) & 0xff;
1418
1419 module = (msg->body[2] >> 8) & 0xff;
1420 if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
1421 printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
1422 netdev->name, cable_OUI, cable_len);
1423 } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
1424 printk(KERN_INFO "%s: unsupported cable length %d\n",
1425 netdev->name, cable_len);
1426 }
1427
1428 /* update link parameters */
1429 if (duplex == LINKEVENT_FULL_DUPLEX)
1430 adapter->link_duplex = DUPLEX_FULL;
1431 else
1432 adapter->link_duplex = DUPLEX_HALF;
1433 adapter->module_type = module;
1434 adapter->link_autoneg = autoneg;
1435 adapter->link_speed = link_speed;
1436
1437 netxen_advert_link_change(adapter, link_status);
1438}
1439
1440static void
1441netxen_handle_fw_message(int desc_cnt, int index,
1442 struct nx_host_sds_ring *sds_ring)
1443{
1444 nx_fw_msg_t msg;
1445 struct status_desc *desc;
1446 int i = 0, opcode;
1447
1448 while (desc_cnt > 0 && i < 8) {
1449 desc = &sds_ring->desc_head[index];
1450 msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
1451 msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
1452
1453 index = get_next_index(index, sds_ring->num_desc);
1454 desc_cnt--;
1455 }
1456
1457 opcode = netxen_get_nic_msg_opcode(msg.body[0]);
1458 switch (opcode) {
1459 case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
1460 netxen_handle_linkevent(sds_ring->adapter, &msg);
1461 break;
1462 default:
1463 break;
1464 }
1465}
1466
1467static int
1468netxen_alloc_rx_skb(struct netxen_adapter *adapter,
1469 struct nx_host_rds_ring *rds_ring,
1470 struct netxen_rx_buffer *buffer)
1471{
1472 struct sk_buff *skb;
1473 dma_addr_t dma;
1474 struct pci_dev *pdev = adapter->pdev;
1475
1476 buffer->skb = netdev_alloc_skb(adapter->netdev, rds_ring->skb_size);
1477 if (!buffer->skb)
1478 return 1;
1479
1480 skb = buffer->skb;
1481
1482 if (!adapter->ahw.cut_through)
1483 skb_reserve(skb, 2);
1484
1485 dma = pci_map_single(pdev, skb->data,
1486 rds_ring->dma_size, PCI_DMA_FROMDEVICE);
1487
1488 if (pci_dma_mapping_error(pdev, dma)) {
1489 dev_kfree_skb_any(skb);
1490 buffer->skb = NULL;
1491 return 1;
1492 }
1493
1494 buffer->skb = skb;
1495 buffer->dma = dma;
1496 buffer->state = NETXEN_BUFFER_BUSY;
1497
1498 return 0;
1499}
1500
1501static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
1502 struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
1503{
1504 struct netxen_rx_buffer *buffer;
1505 struct sk_buff *skb;
1506
1507 buffer = &rds_ring->rx_buf_arr[index];
1508
1509 pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
1510 PCI_DMA_FROMDEVICE);
1511
1512 skb = buffer->skb;
1513 if (!skb)
1514 goto no_skb;
1515
1516 if (likely((adapter->netdev->features & NETIF_F_RXCSUM)
1517 && cksum == STATUS_CKSUM_OK)) {
1518 adapter->stats.csummed++;
1519 skb->ip_summed = CHECKSUM_UNNECESSARY;
1520 } else
1521 skb->ip_summed = CHECKSUM_NONE;
1522
1523 buffer->skb = NULL;
1524no_skb:
1525 buffer->state = NETXEN_BUFFER_FREE;
1526 return skb;
1527}
1528
1529static struct netxen_rx_buffer *
1530netxen_process_rcv(struct netxen_adapter *adapter,
1531 struct nx_host_sds_ring *sds_ring,
1532 int ring, u64 sts_data0)
1533{
1534 struct net_device *netdev = adapter->netdev;
1535 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
1536 struct netxen_rx_buffer *buffer;
1537 struct sk_buff *skb;
1538 struct nx_host_rds_ring *rds_ring;
1539 int index, length, cksum, pkt_offset;
1540
1541 if (unlikely(ring >= adapter->max_rds_rings))
1542 return NULL;
1543
1544 rds_ring = &recv_ctx->rds_rings[ring];
1545
1546 index = netxen_get_sts_refhandle(sts_data0);
1547 if (unlikely(index >= rds_ring->num_desc))
1548 return NULL;
1549
1550 buffer = &rds_ring->rx_buf_arr[index];
1551
1552 length = netxen_get_sts_totallength(sts_data0);
1553 cksum = netxen_get_sts_status(sts_data0);
1554 pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
1555
1556 skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
1557 if (!skb)
1558 return buffer;
1559
1560 if (length > rds_ring->skb_size)
1561 skb_put(skb, rds_ring->skb_size);
1562 else
1563 skb_put(skb, length);
1564
1565
1566 if (pkt_offset)
1567 skb_pull(skb, pkt_offset);
1568
1569 skb->protocol = eth_type_trans(skb, netdev);
1570
1571 napi_gro_receive(&sds_ring->napi, skb);
1572
1573 adapter->stats.rx_pkts++;
1574 adapter->stats.rxbytes += length;
1575
1576 return buffer;
1577}
1578
1579#define TCP_HDR_SIZE 20
1580#define TCP_TS_OPTION_SIZE 12
1581#define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
1582
1583static struct netxen_rx_buffer *
1584netxen_process_lro(struct netxen_adapter *adapter,
1585 struct nx_host_sds_ring *sds_ring,
1586 int ring, u64 sts_data0, u64 sts_data1)
1587{
1588 struct net_device *netdev = adapter->netdev;
1589 struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
1590 struct netxen_rx_buffer *buffer;
1591 struct sk_buff *skb;
1592 struct nx_host_rds_ring *rds_ring;
1593 struct iphdr *iph;
1594 struct tcphdr *th;
1595 bool push, timestamp;
1596 int l2_hdr_offset, l4_hdr_offset;
1597 int index;
1598 u16 lro_length, length, data_offset;
1599 u32 seq_number;
1600 u8 vhdr_len = 0;
1601
1602 if (unlikely(ring >= adapter->max_rds_rings))
1603 return NULL;
1604
1605 rds_ring = &recv_ctx->rds_rings[ring];
1606
1607 index = netxen_get_lro_sts_refhandle(sts_data0);
1608 if (unlikely(index >= rds_ring->num_desc))
1609 return NULL;
1610
1611 buffer = &rds_ring->rx_buf_arr[index];
1612
1613 timestamp = netxen_get_lro_sts_timestamp(sts_data0);
1614 lro_length = netxen_get_lro_sts_length(sts_data0);
1615 l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
1616 l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
1617 push = netxen_get_lro_sts_push_flag(sts_data0);
1618 seq_number = netxen_get_lro_sts_seq_number(sts_data1);
1619
1620 skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
1621 if (!skb)
1622 return buffer;
1623
1624 if (timestamp)
1625 data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
1626 else
1627 data_offset = l4_hdr_offset + TCP_HDR_SIZE;
1628
1629 skb_put(skb, lro_length + data_offset);
1630
1631 skb_pull(skb, l2_hdr_offset);
1632 skb->protocol = eth_type_trans(skb, netdev);
1633
1634 if (skb->protocol == htons(ETH_P_8021Q))
1635 vhdr_len = VLAN_HLEN;
1636 iph = (struct iphdr *)(skb->data + vhdr_len);
1637 th = (struct tcphdr *)((skb->data + vhdr_len) + (iph->ihl << 2));
1638
1639 length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
1640 csum_replace2(&iph->check, iph->tot_len, htons(length));
1641 iph->tot_len = htons(length);
1642 th->psh = push;
1643 th->seq = htonl(seq_number);
1644
1645 length = skb->len;
1646
1647 if (adapter->flags & NETXEN_FW_MSS_CAP)
1648 skb_shinfo(skb)->gso_size = netxen_get_lro_sts_mss(sts_data1);
1649
1650 netif_receive_skb(skb);
1651
1652 adapter->stats.lro_pkts++;
1653 adapter->stats.rxbytes += length;
1654
1655 return buffer;
1656}
1657
1658#define netxen_merge_rx_buffers(list, head) \
1659 do { list_splice_tail_init(list, head); } while (0);
1660
1661int
1662netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
1663{
1664 struct netxen_adapter *adapter = sds_ring->adapter;
1665
1666 struct list_head *cur;
1667
1668 struct status_desc *desc;
1669 struct netxen_rx_buffer *rxbuf;
1670
1671 u32 consumer = sds_ring->consumer;
1672
1673 int count = 0;
1674 u64 sts_data0, sts_data1;
1675 int opcode, ring = 0, desc_cnt;
1676
1677 while (count < max) {
1678 desc = &sds_ring->desc_head[consumer];
1679 sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
1680
1681 if (!(sts_data0 & STATUS_OWNER_HOST))
1682 break;
1683
1684 desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
1685
1686 opcode = netxen_get_sts_opcode(sts_data0);
1687
1688 switch (opcode) {
1689 case NETXEN_NIC_RXPKT_DESC:
1690 case NETXEN_OLD_RXPKT_DESC:
1691 case NETXEN_NIC_SYN_OFFLOAD:
1692 ring = netxen_get_sts_type(sts_data0);
1693 rxbuf = netxen_process_rcv(adapter, sds_ring,
1694 ring, sts_data0);
1695 break;
1696 case NETXEN_NIC_LRO_DESC:
1697 ring = netxen_get_lro_sts_type(sts_data0);
1698 sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
1699 rxbuf = netxen_process_lro(adapter, sds_ring,
1700 ring, sts_data0, sts_data1);
1701 break;
1702 case NETXEN_NIC_RESPONSE_DESC:
1703 netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
1704 default:
1705 goto skip;
1706 }
1707
1708 WARN_ON(desc_cnt > 1);
1709
1710 if (rxbuf)
1711 list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
1712
1713skip:
1714 for (; desc_cnt > 0; desc_cnt--) {
1715 desc = &sds_ring->desc_head[consumer];
1716 desc->status_desc_data[0] =
1717 cpu_to_le64(STATUS_OWNER_PHANTOM);
1718 consumer = get_next_index(consumer, sds_ring->num_desc);
1719 }
1720 count++;
1721 }
1722
1723 for (ring = 0; ring < adapter->max_rds_rings; ring++) {
1724 struct nx_host_rds_ring *rds_ring =
1725 &adapter->recv_ctx.rds_rings[ring];
1726
1727 if (!list_empty(&sds_ring->free_list[ring])) {
1728 list_for_each(cur, &sds_ring->free_list[ring]) {
1729 rxbuf = list_entry(cur,
1730 struct netxen_rx_buffer, list);
1731 netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
1732 }
1733 spin_lock(&rds_ring->lock);
1734 netxen_merge_rx_buffers(&sds_ring->free_list[ring],
1735 &rds_ring->free_list);
1736 spin_unlock(&rds_ring->lock);
1737 }
1738
1739 netxen_post_rx_buffers_nodb(adapter, rds_ring);
1740 }
1741
1742 if (count) {
1743 sds_ring->consumer = consumer;
1744 NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
1745 }
1746
1747 return count;
1748}
1749
1750/* Process Command status ring */
1751int netxen_process_cmd_ring(struct netxen_adapter *adapter)
1752{
1753 u32 sw_consumer, hw_consumer;
1754 int count = 0, i;
1755 struct netxen_cmd_buffer *buffer;
1756 struct pci_dev *pdev = adapter->pdev;
1757 struct net_device *netdev = adapter->netdev;
1758 struct netxen_skb_frag *frag;
1759 int done = 0;
1760 struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
1761
1762 if (!spin_trylock_bh(&adapter->tx_clean_lock))
1763 return 1;
1764
1765 sw_consumer = tx_ring->sw_consumer;
1766 hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
1767
1768 while (sw_consumer != hw_consumer) {
1769 buffer = &tx_ring->cmd_buf_arr[sw_consumer];
1770 if (buffer->skb) {
1771 frag = &buffer->frag_array[0];
1772 pci_unmap_single(pdev, frag->dma, frag->length,
1773 PCI_DMA_TODEVICE);
1774 frag->dma = 0ULL;
1775 for (i = 1; i < buffer->frag_count; i++) {
1776 frag++; /* Get the next frag */
1777 pci_unmap_page(pdev, frag->dma, frag->length,
1778 PCI_DMA_TODEVICE);
1779 frag->dma = 0ULL;
1780 }
1781
1782 adapter->stats.xmitfinished++;
1783 dev_kfree_skb_any(buffer->skb);
1784 buffer->skb = NULL;
1785 }
1786
1787 sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
1788 if (++count >= MAX_STATUS_HANDLE)
1789 break;
1790 }
1791
1792 tx_ring->sw_consumer = sw_consumer;
1793
1794 if (count && netif_running(netdev)) {
1795 smp_mb();
1796
1797 if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev))
1798 if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH)
1799 netif_wake_queue(netdev);
1800 adapter->tx_timeo_cnt = 0;
1801 }
1802 /*
1803 * If everything is freed up to consumer then check if the ring is full
1804 * If the ring is full then check if more needs to be freed and
1805 * schedule the call back again.
1806 *
1807 * This happens when there are 2 CPUs. One could be freeing and the
1808 * other filling it. If the ring is full when we get out of here and
1809 * the card has already interrupted the host then the host can miss the
1810 * interrupt.
1811 *
1812 * There is still a possible race condition and the host could miss an
1813 * interrupt. The card has to take care of this.
1814 */
1815 hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
1816 done = (sw_consumer == hw_consumer);
1817 spin_unlock_bh(&adapter->tx_clean_lock);
1818
1819 return done;
1820}
1821
1822void
1823netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
1824 struct nx_host_rds_ring *rds_ring)
1825{
1826 struct rcv_desc *pdesc;
1827 struct netxen_rx_buffer *buffer;
1828 int producer, count = 0;
1829 netxen_ctx_msg msg = 0;
1830 struct list_head *head;
1831
1832 producer = rds_ring->producer;
1833
1834 head = &rds_ring->free_list;
1835 while (!list_empty(head)) {
1836
1837 buffer = list_entry(head->next, struct netxen_rx_buffer, list);
1838
1839 if (!buffer->skb) {
1840 if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
1841 break;
1842 }
1843
1844 count++;
1845 list_del(&buffer->list);
1846
1847 /* make a rcv descriptor */
1848 pdesc = &rds_ring->desc_head[producer];
1849 pdesc->addr_buffer = cpu_to_le64(buffer->dma);
1850 pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
1851 pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
1852
1853 producer = get_next_index(producer, rds_ring->num_desc);
1854 }
1855
1856 if (count) {
1857 rds_ring->producer = producer;
1858 NXWRIO(adapter, rds_ring->crb_rcv_producer,
1859 (producer-1) & (rds_ring->num_desc-1));
1860
1861 if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
1862 /*
1863 * Write a doorbell msg to tell phanmon of change in
1864 * receive ring producer
1865 * Only for firmware version < 4.0.0
1866 */
1867 netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
1868 netxen_set_msg_privid(msg);
1869 netxen_set_msg_count(msg,
1870 ((producer - 1) &
1871 (rds_ring->num_desc - 1)));
1872 netxen_set_msg_ctxid(msg, adapter->portnum);
1873 netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
1874 NXWRIO(adapter, DB_NORMALIZE(adapter,
1875 NETXEN_RCV_PRODUCER_OFFSET), msg);
1876 }
1877 }
1878}
1879
1880static void
1881netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
1882 struct nx_host_rds_ring *rds_ring)
1883{
1884 struct rcv_desc *pdesc;
1885 struct netxen_rx_buffer *buffer;
1886 int producer, count = 0;
1887 struct list_head *head;
1888
1889 if (!spin_trylock(&rds_ring->lock))
1890 return;
1891
1892 producer = rds_ring->producer;
1893
1894 head = &rds_ring->free_list;
1895 while (!list_empty(head)) {
1896
1897 buffer = list_entry(head->next, struct netxen_rx_buffer, list);
1898
1899 if (!buffer->skb) {
1900 if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
1901 break;
1902 }
1903
1904 count++;
1905 list_del(&buffer->list);
1906
1907 /* make a rcv descriptor */
1908 pdesc = &rds_ring->desc_head[producer];
1909 pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
1910 pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
1911 pdesc->addr_buffer = cpu_to_le64(buffer->dma);
1912
1913 producer = get_next_index(producer, rds_ring->num_desc);
1914 }
1915
1916 if (count) {
1917 rds_ring->producer = producer;
1918 NXWRIO(adapter, rds_ring->crb_rcv_producer,
1919 (producer - 1) & (rds_ring->num_desc - 1));
1920 }
1921 spin_unlock(&rds_ring->lock);
1922}
1923
1924void netxen_nic_clear_stats(struct netxen_adapter *adapter)
1925{
1926 memset(&adapter->stats, 0, sizeof(adapter->stats));
1927}
1928