Linux Audio

Check our new training course

Loading...
v6.13.7
 1/* SPDX-License-Identifier: GPL-2.0-or-later */
 2/*
 3 * AT91 Power Management
 4 *
 5 * Copyright (C) 2005 David Brownell
 
 
 
 
 
 6 */
 7#ifndef __ARCH_ARM_MACH_AT91_PM
 8#define __ARCH_ARM_MACH_AT91_PM
 9
10#include <asm/proc-fns.h>
11
12#include <linux/mfd/syscon/atmel-mc.h>
13#include <soc/at91/at91sam9_ddrsdr.h>
14#include <soc/at91/at91sam9_sdramc.h>
15#include <soc/at91/sama7-ddr.h>
16#include <soc/at91/sama7-sfrbu.h>
 
 
 
 
 
 
 
 
17
18#define AT91_MEMCTRL_MC		0
19#define AT91_MEMCTRL_SDRAMC	1
20#define AT91_MEMCTRL_DDRSDR	2
21
22#define	AT91_PM_STANDBY		0x00
23#define AT91_PM_ULP0		0x01
24#define AT91_PM_ULP0_FAST	0x02
25#define AT91_PM_ULP1		0x03
26#define	AT91_PM_BACKUP		0x04
27
28#ifndef __ASSEMBLY__
29struct at91_pm_data {
30	void __iomem *pmc;
31	void __iomem *ramc[2];
32	void __iomem *ramc_phy;
33	unsigned long uhp_udp_mask;
34	unsigned int memctrl;
35	unsigned int mode;
36	void __iomem *shdwc;
37	void __iomem *sfrbu;
38	unsigned int standby_mode;
39	unsigned int suspend_mode;
40	unsigned int pmc_mckr_offset;
41	unsigned int pmc_version;
42};
43#endif
44
45#endif
v4.10.11
 
 1/*
 2 * AT91 Power Management
 3 *
 4 * Copyright (C) 2005 David Brownell
 5 *
 6 * This program is free software; you can redistribute it and/or modify
 7 * it under the terms of the GNU General Public License as published by
 8 * the Free Software Foundation; either version 2 of the License, or
 9 * (at your option) any later version.
10 */
11#ifndef __ARCH_ARM_MACH_AT91_PM
12#define __ARCH_ARM_MACH_AT91_PM
13
14#include <asm/proc-fns.h>
15
16#include <linux/mfd/syscon/atmel-mc.h>
17#include <soc/at91/at91sam9_ddrsdr.h>
18#include <soc/at91/at91sam9_sdramc.h>
19
20#ifndef __ASSEMBLY__
21extern void __iomem *at91_ramc_base[];
22
23#define at91_ramc_read(id, field) \
24	__raw_readl(at91_ramc_base[id] + field)
25
26#define at91_ramc_write(id, field, value) \
27	__raw_writel(value, at91_ramc_base[id] + field)
28#endif
29
30#define AT91_MEMCTRL_MC		0
31#define AT91_MEMCTRL_SDRAMC	1
32#define AT91_MEMCTRL_DDRSDR	2
33
34#define	AT91_PM_MEMTYPE_MASK	0x0f
 
 
 
 
35
36#define	AT91_PM_MODE_OFFSET	4
37#define	AT91_PM_MODE_MASK	0x01
38#define	AT91_PM_MODE(x)		(((x) & AT91_PM_MODE_MASK) << AT91_PM_MODE_OFFSET)
39
40#define	AT91_PM_SLOW_CLOCK	0x01
 
 
 
 
 
 
 
 
 
 
 
41
42#endif