Loading...
1/* SPDX-License-Identifier: GPL-2.0 */
2#include <linux/linkage.h>
3#include <linux/threads.h>
4#include <asm/asm-offsets.h>
5#include <asm/assembler.h>
6#include <asm/glue-cache.h>
7#include <asm/glue-proc.h>
8 .text
9
10/*
11 * Implementation of MPIDR hash algorithm through shifting
12 * and OR'ing.
13 *
14 * @dst: register containing hash result
15 * @rs0: register containing affinity level 0 bit shift
16 * @rs1: register containing affinity level 1 bit shift
17 * @rs2: register containing affinity level 2 bit shift
18 * @mpidr: register containing MPIDR value
19 * @mask: register containing MPIDR mask
20 *
21 * Pseudo C-code:
22 *
23 *u32 dst;
24 *
25 *compute_mpidr_hash(u32 rs0, u32 rs1, u32 rs2, u32 mpidr, u32 mask) {
26 * u32 aff0, aff1, aff2;
27 * u32 mpidr_masked = mpidr & mask;
28 * aff0 = mpidr_masked & 0xff;
29 * aff1 = mpidr_masked & 0xff00;
30 * aff2 = mpidr_masked & 0xff0000;
31 * dst = (aff0 >> rs0 | aff1 >> rs1 | aff2 >> rs2);
32 *}
33 * Input registers: rs0, rs1, rs2, mpidr, mask
34 * Output register: dst
35 * Note: input and output registers must be disjoint register sets
36 (eg: a macro instance with mpidr = r1 and dst = r1 is invalid)
37 */
38 .macro compute_mpidr_hash dst, rs0, rs1, rs2, mpidr, mask
39 and \mpidr, \mpidr, \mask @ mask out MPIDR bits
40 and \dst, \mpidr, #0xff @ mask=aff0
41 ARM( mov \dst, \dst, lsr \rs0 ) @ dst=aff0>>rs0
42 THUMB( lsr \dst, \dst, \rs0 )
43 and \mask, \mpidr, #0xff00 @ mask = aff1
44 ARM( orr \dst, \dst, \mask, lsr \rs1 ) @ dst|=(aff1>>rs1)
45 THUMB( lsr \mask, \mask, \rs1 )
46 THUMB( orr \dst, \dst, \mask )
47 and \mask, \mpidr, #0xff0000 @ mask = aff2
48 ARM( orr \dst, \dst, \mask, lsr \rs2 ) @ dst|=(aff2>>rs2)
49 THUMB( lsr \mask, \mask, \rs2 )
50 THUMB( orr \dst, \dst, \mask )
51 .endm
52
53/*
54 * Save CPU state for a suspend. This saves the CPU general purpose
55 * registers, and allocates space on the kernel stack to save the CPU
56 * specific registers and some other data for resume.
57 * r0 = suspend function arg0
58 * r1 = suspend function
59 * r2 = MPIDR value the resuming CPU will use
60 */
61ENTRY(__cpu_suspend)
62 stmfd sp!, {r4 - r11, lr}
63#ifdef MULTI_CPU
64 ldr r10, =processor
65 ldr r4, [r10, #CPU_SLEEP_SIZE] @ size of CPU sleep state
66#else
67 ldr r4, =cpu_suspend_size
68#endif
69 mov r5, sp @ current virtual SP
70#ifdef CONFIG_VMAP_STACK
71 @ Run the suspend code from the overflow stack so we don't have to rely
72 @ on vmalloc-to-phys conversions anywhere in the arch suspend code.
73 @ The original SP value captured in R5 will be restored on the way out.
74 ldr_this_cpu sp, overflow_stack_ptr, r6, r7
75#endif
76 add r4, r4, #12 @ Space for pgd, virt sp, phys resume fn
77 sub sp, sp, r4 @ allocate CPU state on stack
78 ldr r3, =sleep_save_sp
79 stmfd sp!, {r0, r1} @ save suspend func arg and pointer
80 ldr r3, [r3, #SLEEP_SAVE_SP_VIRT]
81 ALT_SMP(W(nop)) @ don't use adr_l inside ALT_SMP()
82 ALT_UP_B(1f)
83 adr_l r0, mpidr_hash
84 /* This ldmia relies on the memory layout of the mpidr_hash struct */
85 ldmia r0, {r1, r6-r8} @ r1 = mpidr mask (r6,r7,r8) = l[0,1,2] shifts
86 compute_mpidr_hash r0, r6, r7, r8, r2, r1
87 add r3, r3, r0, lsl #2
881: mov r2, r5 @ virtual SP
89 mov r1, r4 @ size of save block
90 add r0, sp, #8 @ pointer to save block
91 bl __cpu_suspend_save
92 badr lr, cpu_suspend_abort
93 ldmfd sp!, {r0, pc} @ call suspend fn
94ENDPROC(__cpu_suspend)
95 .ltorg
96
97cpu_suspend_abort:
98 ldmia sp!, {r1 - r3} @ pop phys pgd, virt SP, phys resume fn
99 teq r0, #0
100 moveq r0, #1 @ force non-zero value
101 mov sp, r2
102 ldmfd sp!, {r4 - r11, pc}
103ENDPROC(cpu_suspend_abort)
104
105/*
106 * r0 = control register value
107 */
108 .align 5
109 .pushsection .idmap.text,"ax"
110ENTRY(cpu_resume_mmu)
111 ldr r3, =cpu_resume_after_mmu
112 instr_sync
113 mcr p15, 0, r0, c1, c0, 0 @ turn on MMU, I-cache, etc
114 mrc p15, 0, r0, c0, c0, 0 @ read id reg
115 instr_sync
116 mov r0, r0
117 mov r0, r0
118 ret r3 @ jump to virtual address
119ENDPROC(cpu_resume_mmu)
120 .popsection
121cpu_resume_after_mmu:
122#if defined(CONFIG_VMAP_STACK) && !defined(CONFIG_ARM_LPAE)
123 @ Before using the vmap'ed stack, we have to switch to swapper_pg_dir
124 @ as the ID map does not cover the vmalloc region.
125 mrc p15, 0, ip, c2, c0, 1 @ read TTBR1
126 mcr p15, 0, ip, c2, c0, 0 @ set TTBR0
127 instr_sync
128#endif
129 bl cpu_init @ restore the und/abt/irq banked regs
130#if defined(CONFIG_KASAN) && defined(CONFIG_KASAN_STACK)
131 mov r0, sp
132 bl kasan_unpoison_task_stack_below
133#endif
134 mov r0, #0 @ return zero on success
135 ldmfd sp!, {r4 - r11, pc}
136ENDPROC(cpu_resume_after_mmu)
137
138 .text
139 .align
140
141#ifdef CONFIG_MCPM
142 .arm
143THUMB( .thumb )
144ENTRY(cpu_resume_no_hyp)
145ARM_BE8(setend be) @ ensure we are in BE mode
146 b no_hyp
147#endif
148
149#ifdef CONFIG_MMU
150 .arm
151ENTRY(cpu_resume_arm)
152 THUMB( badr r9, 1f ) @ Kernel is entered in ARM.
153 THUMB( bx r9 ) @ If this is a Thumb-2 kernel,
154 THUMB( .thumb ) @ switch to Thumb now.
155 THUMB(1: )
156#endif
157
158ENTRY(cpu_resume)
159ARM_BE8(setend be) @ ensure we are in BE mode
160#ifdef CONFIG_ARM_VIRT_EXT
161 bl __hyp_stub_install_secondary
162#endif
163 safe_svcmode_maskall r1
164no_hyp:
165 mov r1, #0
166 ALT_SMP(mrc p15, 0, r0, c0, c0, 5)
167 ALT_UP_B(1f)
168 adr_l r2, mpidr_hash @ r2 = struct mpidr_hash phys address
169
170 /*
171 * This ldmia relies on the memory layout of the mpidr_hash
172 * struct mpidr_hash.
173 */
174 ldmia r2, { r3-r6 } @ r3 = mpidr mask (r4,r5,r6) = l[0,1,2] shifts
175 compute_mpidr_hash r1, r4, r5, r6, r0, r3
1761:
177 ldr_l r0, sleep_save_sp + SLEEP_SAVE_SP_PHYS
178 ldr r0, [r0, r1, lsl #2]
179
180 @ load phys pgd, stack, resume fn
181 ARM( ldmia r0!, {r1, sp, pc} )
182THUMB( ldmia r0!, {r1, r2, r3} )
183THUMB( mov sp, r2 )
184THUMB( bx r3 )
185ENDPROC(cpu_resume)
186
187#ifdef CONFIG_MMU
188ENDPROC(cpu_resume_arm)
189#endif
190#ifdef CONFIG_MCPM
191ENDPROC(cpu_resume_no_hyp)
192#endif
193
194 .data
195 .align 2
196 .type sleep_save_sp, #object
197ENTRY(sleep_save_sp)
198 .space SLEEP_SAVE_SP_SZ @ struct sleep_save_sp
1#include <linux/linkage.h>
2#include <linux/threads.h>
3#include <asm/asm-offsets.h>
4#include <asm/assembler.h>
5#include <asm/glue-cache.h>
6#include <asm/glue-proc.h>
7 .text
8
9/*
10 * Save CPU state for a suspend. This saves the CPU general purpose
11 * registers, and allocates space on the kernel stack to save the CPU
12 * specific registers and some other data for resume.
13 * r0 = suspend function arg0
14 * r1 = suspend function
15 */
16ENTRY(__cpu_suspend)
17 stmfd sp!, {r4 - r11, lr}
18#ifdef MULTI_CPU
19 ldr r10, =processor
20 ldr r4, [r10, #CPU_SLEEP_SIZE] @ size of CPU sleep state
21#else
22 ldr r4, =cpu_suspend_size
23#endif
24 mov r5, sp @ current virtual SP
25 add r4, r4, #12 @ Space for pgd, virt sp, phys resume fn
26 sub sp, sp, r4 @ allocate CPU state on stack
27 stmfd sp!, {r0, r1} @ save suspend func arg and pointer
28 add r0, sp, #8 @ save pointer to save block
29 mov r1, r4 @ size of save block
30 mov r2, r5 @ virtual SP
31 ldr r3, =sleep_save_sp
32#ifdef CONFIG_SMP
33 ALT_SMP(mrc p15, 0, lr, c0, c0, 5)
34 ALT_UP(mov lr, #0)
35 and lr, lr, #15
36 add r3, r3, lr, lsl #2
37#endif
38 bl __cpu_suspend_save
39 adr lr, BSYM(cpu_suspend_abort)
40 ldmfd sp!, {r0, pc} @ call suspend fn
41ENDPROC(__cpu_suspend)
42 .ltorg
43
44cpu_suspend_abort:
45 ldmia sp!, {r1 - r3} @ pop phys pgd, virt SP, phys resume fn
46 teq r0, #0
47 moveq r0, #1 @ force non-zero value
48 mov sp, r2
49 ldmfd sp!, {r4 - r11, pc}
50ENDPROC(cpu_suspend_abort)
51
52/*
53 * r0 = control register value
54 */
55 .align 5
56 .pushsection .idmap.text,"ax"
57ENTRY(cpu_resume_mmu)
58 ldr r3, =cpu_resume_after_mmu
59 instr_sync
60 mcr p15, 0, r0, c1, c0, 0 @ turn on MMU, I-cache, etc
61 mrc p15, 0, r0, c0, c0, 0 @ read id reg
62 instr_sync
63 mov r0, r0
64 mov r0, r0
65 mov pc, r3 @ jump to virtual address
66ENDPROC(cpu_resume_mmu)
67 .popsection
68cpu_resume_after_mmu:
69 bl cpu_init @ restore the und/abt/irq banked regs
70 mov r0, #0 @ return zero on success
71 ldmfd sp!, {r4 - r11, pc}
72ENDPROC(cpu_resume_after_mmu)
73
74/*
75 * Note: Yes, part of the following code is located into the .data section.
76 * This is to allow sleep_save_sp to be accessed with a relative load
77 * while we can't rely on any MMU translation. We could have put
78 * sleep_save_sp in the .text section as well, but some setups might
79 * insist on it to be truly read-only.
80 */
81 .data
82 .align
83ENTRY(cpu_resume)
84#ifdef CONFIG_SMP
85 adr r0, sleep_save_sp
86 ALT_SMP(mrc p15, 0, r1, c0, c0, 5)
87 ALT_UP(mov r1, #0)
88 and r1, r1, #15
89 ldr r0, [r0, r1, lsl #2] @ stack phys addr
90#else
91 ldr r0, sleep_save_sp @ stack phys addr
92#endif
93 setmode PSR_I_BIT | PSR_F_BIT | SVC_MODE, r1 @ set SVC, irqs off
94 @ load phys pgd, stack, resume fn
95 ARM( ldmia r0!, {r1, sp, pc} )
96THUMB( ldmia r0!, {r1, r2, r3} )
97THUMB( mov sp, r2 )
98THUMB( bx r3 )
99ENDPROC(cpu_resume)
100
101sleep_save_sp:
102 .rept CONFIG_NR_CPUS
103 .long 0 @ preserve stack phys ptr here
104 .endr